



THE DATASHEET OF CDCE913PWR



CDCE(L)913: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction

1 Features

- Member of Programmable Clock Generator Family
 - CDCE913/CDCEL913: 1-PLL, 3 Outputs
 - CDCE925/CDCEL925: 2-PLL, 5 Outputs
 - CDCE937/CDCEL937: 3-PLL, 7 Outputs
 - CDCE949/CDCEL949: 4-PLL, 9 Outputs
- In-System Programmability and EEPROM
 - Serial Programmable Volatile Register
 - Nonvolatile EEPROM to Store Customer Settings
- Flexible Input Clocking Concept
 - External Crystal: 8 MHz to 32 MHz
 - On-Chip VCXO: Pull Range ± 150 ppm
 - Single-Ended LVCMOS Up to 160 MHz
- Free Selectable Output Frequency Up to 230 MHz
- Low-Noise PLL Core
 - PLL Loop Filter Components Integrated
 - Low Period Jitter (Typical 50 ps)
- Separate Output Supply Pins
 - CDCE913: 3.3 V and 2.5 V
 - CDCEL913: 1.8 V
- Flexible Clock Driver
 - Three User-Definable Control Inputs [S0/S1/S2], for Example, SSC Selection, Frequency Switching, Output Enable, or Power Down
 - Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth®, WLAN, Ethernet™, and GPS
 - Generates Common Clock Frequencies Used With TI-DaVinci™, OMAP™, DSPs
 - Programmable SSC Modulation
 - Enables 0-PPM Clock Generation
- 1.8-V Device Power Supply
- Wide Temperature Range: -40°C to 85°C
- Packaged in TSSOP
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)

2 Applications

D-TVs, STBs, IP-STBs, DVD Players, DVD Recorders, and Printers

3 Description

The CDCE913 and CDCEL913 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLL.

The CDCx913 has separate output supply pins, V_{DDOUT} , which is 1.8 V for CDCEL913 and 2.5 V to 3.3 V for CDCE913.

The input accepts an external crystal or LVCMOS clock signal. A selectable on-chip VCXO allows synchronization of the output frequency to an external control signal.

The PLL supports SSC (spread-spectrum clocking) for better electromagnetic interference (EMI) performance.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.


The CDCx913 operates in a 1.8-V environment. It operates in a temperature range of -40°C to 85°C .

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CDCE913 CDCEL913	TSSOP (14)	5.00 mm x 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



5 Pin Configuration and Functions

**PW Package
14-Pin TSSOP
Top View**

Xin/CLK	1	14	Xout
S0	2	13	S1/SDA
V _{DD}	3	12	S2/SCL
V _{ctr}	4	11	Y1
GND	5	10	GND
V _{DDOUT}	6	9	Y2
V _{DDOUT}	7	8	Y3

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
GND	5, 10	Ground	Ground
SCL/S2	12	I	SCL : serial clock input LVCMOS (default configuration), internal pullup 500 kΩ or S2 : user-programmable control input; LVCMOS inputs; 500-kΩ internal pullup
SDA/S1	13	I/O or I	SDA : bidirectional serial data input/output (default configuration), LVCMOS internal pullup; or S1 : user-programmable control input; LVCMOS inputs; 500-kΩ internal pullup
S0	2	I	User-programmable control input S0; LVCMOS inputs; 500-kΩ internal pullup
V _{Ctrl}	4	I	VCXO control voltage (leave open or pull up when not used)
V _{DD}	3	Power	1.8-V power supply for the device
V _{DDOUT}	6, 7	Power	CDCE913 : 3.3-V or 2.5-V supply for all outputs CDCEL913 : 1.8-V supply for all outputs
Xin/CLK	1	I	Crystal oscillator input or LVCMOS clock Input (selectable through SDA/SCL bus)
Xout	14	O	Crystal oscillator output (leave open or pull up when not used)
Y1	11	O	LVCMOS outputs
Y2	9	O	LVCMOS outputs
Y3	8	O	LVCMOS outputs

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
V _{DD}	Supply voltage	-0.5	2.5	V	
V _{DDOUT}	Output clocks supply voltage	CDCEL913	-0.5	V _{DD}	V
		CDCE913	-0.5	3.6 + 0.5	
V _I	Input voltage ⁽²⁾⁽³⁾	-0.5	V _{DD} + 0.5	V	
V _O	Output voltage ⁽²⁾	-0.5	V _{DDOUT} + 0.5	V	
I _I	Input current (V _I < 0, V _I > V _{DD})		20	mA	
I _O	Continuous output current		50	mA	
T _J	Maximum junction temperature		125	°C	
T _{stg}	Storage temperature	-65	150		

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) SDA and SCL can go up to 3.6 V as stated in the *Recommended Operating Conditions* table.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Device supply voltage	1.7	1.8	1.9	V
V_O	Output Yx supply voltage for CDCE913, V_{DDOUT}	2.3		3.6	V
	Output Yx supply voltage for CDCEL913, V_{DDOUT}	1.7		1.9	
V_{IL}	Low-level input voltage, LVCMOS			$0.3 \times V_{DD}$	V
V_{IH}	High-level input voltage, LVCMOS	$0.7 \times V_{DD}$			V
$V_{I(thresh)}$	Input voltage threshold, LVCMOS		$0.5 \times V_{DD}$		V
$V_{I(S)}$	Input voltage range, S0	0		1.9	V
	Input voltage range S1, S2, SDA, SCL; $V_{I(thresh)} = 0.5 V_{DD}$	0		3.6	
$V_{I(CLK)}$	Input voltage range CLK	0		1.9	V
I_{OH} / I_{OL}	Output current ($V_{DDOUT} = 3.3 V$)			±12	mA
	Output current ($V_{DDOUT} = 2.5 V$)			±10	
	Output current ($V_{DDOUT} = 1.8 V$)			±8	
C_L	Output load, LVCMOS			15	pF
T_A	Operating free-air temperature	–40		85	°C
RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS⁽¹⁾					
f_{Xtal}	Crystal input frequency range (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance			100	Ω
f_{PR}	Pulling range ($0 V \leq V_{Ctrl} \leq 1.8 V$) ⁽²⁾	±120	±150		ppm
	Frequency control voltage, V_{Ctrl}	0		V_{DD}	
C_0/C_1	Pullability ratio			220	
C_L	On-chip load capacitance at Xin and Xout	0		20	pF

(1) For more information about VCXO configuration, and crystal recommendation, see application report [VCXO Application Guideline for CDCE\(L\)9xx Family](#) (SCAA085).

(2) Pulling range depends on crystal type, on-chip crystal load capacitance, and PCB stray capacitance; pulling range of minimum ±120 ppm applies for crystal listed in the application report [VCXO Application Guideline for CDCE\(L\)9xx Family](#) (SCAA085).

6.4 Thermal Information⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

THERMAL METRIC ⁽³⁾		CDCEx913	UNIT	
		PW [TSSOP]		
		14 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	Airflow 0 lfm	106	°C/W
		Airflow 150 lfm	93	
		Airflow 200 lfm	92	
		Airflow 250 lfm	90	
		Airflow 500 lfm	85	
R _{θJC(to p)}	Junction-to-case (top) thermal resistance	1.4	°C/W	
R _{θJB}	Junction-to-board thermal resistance	66	°C/W	
ψ _{JT}	Junction-to-top characterization parameter	1.35	°C/W	
ψ _{JB}	Junction-to-board characterization parameter	61.83	°C/W	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	62	°C/W	

- (1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-K board).
- (2) For the most-current package and ordering information, see the [Package Option Addendum](#) at the end of this document, or see the TI website at www.ti.com.
- (3) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
OVERALL PARAMETER						
I _{DD}	Supply current (see Figure 1)	All outputs off, f _{CLK} = 27 MHz, f _{VCO} = 135 MHz; f _{OUT} = 27 MHz	All PLLS on	11		mA
			Per PLL	9		
I _{DD(OUT)}	Supply current (see Figure 2 and Figure 3)	No load, all outputs on, f _{OUT} = 27 MHz	V _{DDOUT} = 3.3 V	1.3		mA
			V _{DDOUT} = 1.8 V	0.7		
I _{DD(PD)}	Power-down current. Every circuit powered down except SDA/SCL	f _{IN} = 0 MHz, V _{DD} = 1.9 V		30		μA
V _(PUC)	Supply voltage V _{dd} threshold for power-up control circuit		0.85		1.45	V
f _{VCO}	VCO frequency range of PLL		80		230	MHz
f _{OUT}	LVCMOS output frequency	V _{DDOUT} = 3.3 V			230	MHz
		V _{DDOUT} = 1.8 V			230	
LVCMOS PARAMETER						
V _{IK}	LVCMOS input voltage	V _{DD} = 1.7 V; I _I = -18 mA			-1.2	V
I _I	LVCMOS input current	V _I = 0 V or V _{DD} ; V _{DD} = 1.9 V			±5	μA
I _{IH}	LVCMOS input current for S0/S1/S2	V _I = V _{DD} ; V _{DD} = 1.9 V			5	μA
I _{IL}	LVCMOS input current for S0/S1/S2	V _I = 0 V; V _{DD} = 1.9 V			-4	μA
C _I	Input capacitance at Xin/Clk	V _{IClk} = 0 V or V _{DD}		6		pF
	Input capacitance at Xout	V _{IXout} = 0 V or V _{DD}		2		
	Input capacitance at S0/S1/S2	V _{IS} = 0 V or V _{DD}		3		
CDCE913 - LVCMOS PARAMETER FOR V_{DDOUT} = 3.3 V – MODE						
V _{OH}	LVCMOS high-level output voltage	V _{DDOUT} = 3 V, I _{OH} = -0.1 mA	2.9			V
		V _{DDOUT} = 3 V, I _{OH} = -8 mA	2.4			
		V _{DDOUT} = 3 V, I _{OH} = -12 mA	2.2			
V _{OL}	LVCMOS low-level output voltage	V _{DDOUT} = 3 V, I _{OL} = 0.1 mA			0.1	V
		V _{DDOUT} = 3 V, I _{OL} = 8 mA			0.5	
		V _{DDOUT} = 3 V, I _{OL} = 12 mA			0.8	

- (1) All typical values are at respective nominal V_{DD}.

Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{PLH} , t_{PHL}	Propagation delay	PLL bypass		3.2		ns
t_r/t_f	Rise and fall time	$V_{DDOUT} = 3.3\text{ V}$ (20%–80%)		0.6		ns
$t_{jit(cc)}$	Cycle-to-cycle jitter ⁽²⁾⁽³⁾	1 PLL switching, Y2-to-Y3		50	70	ps
$t_{jit(per)}$	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3		60	100	ps
$t_{sk(o)}$	Output skew ⁽⁴⁾ , See Table 2	$f_{OUT} = 50\text{ MHz}$; Y1-to-Y3			60	ps
odc	Output duty cycle ⁽⁵⁾	$f_{VCO} = 100\text{ MHz}$; Pdiv = 1	45%		55%	
CDCE913 – LVC MOS PARAMETER for $V_{DDOUT} = 2.5\text{ V}$ – MODE						
V_{OH}	LVC MOS high-level output voltage	$V_{DDOUT} = 2.3\text{ V}$, $I_{OH} = -0.1\text{ mA}$	2.2			V
		$V_{DDOUT} = 2.3\text{ V}$, $I_{OH} = -6\text{ mA}$	1.7			
		$V_{DDOUT} = 2.3\text{ V}$, $I_{OH} = -10\text{ mA}$	1.6			
V_{OL}	LVC MOS low-level output voltage	$V_{DDOUT} = 2.3\text{ V}$, $I_{OL} = 0.1\text{ mA}$			0.1	V
		$V_{DDOUT} = 2.3\text{ V}$, $I_{OL} = 6\text{ mA}$			0.5	
		$V_{DDOUT} = 2.3\text{ V}$, $I_{OL} = 10\text{ mA}$			0.7	
t_{PLH} , t_{PHL}	Propagation delay	PLL bypass		3.6		ns
t_r/t_f	Rise and fall time	$V_{DDOUT} = 2.5\text{ V}$ (20%–80%)		0.8		ns
$t_{jit(cc)}$	Cycle-to-cycle jitter ⁽²⁾⁽³⁾	1 PLL switching, Y2-to-Y3		50	70	ps
$t_{jit(per)}$	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3		60	100	ps
$t_{sk(o)}$	Output skew ⁽⁴⁾ , See Table 2	$f_{OUT} = 50\text{ MHz}$; Y1-to-Y3			60	ps
odc	Output duty cycle ⁽⁵⁾	$f_{VCO} = 100\text{ MHz}$; Pdiv = 1	45%		55%	
CDCEL913 — LVC MOS PARAMETER for $V_{DDOUT} = 1.8\text{ V}$ – MODE						
V_{OH}	LVC MOS high-level output voltage	$V_{DDOUT} = 1.7\text{ V}$, $I_{OH} = -0.1\text{ mA}$	1.6			V
		$V_{DDOUT} = 1.7\text{ V}$, $I_{OH} = -4\text{ mA}$	1.4			
		$V_{DDOUT} = 1.7\text{ V}$, $I_{OH} = -8\text{ mA}$	1.1			
V_{OL}	LVC MOS low-level output voltage	$V_{DDOUT} = 1.7\text{ V}$, $I_{OL} = 0.1\text{ mA}$			0.1	V
		$V_{DDOUT} = 1.7\text{ V}$, $I_{OL} = 4\text{ mA}$			0.3	
		$V_{DDOUT} = 1.7\text{ V}$, $I_{OL} = 8\text{ mA}$			0.6	
t_{PLH} , t_{PHL}	Propagation delay	PLL bypass		2.6		ns
t_r/t_f	Rise and fall time	$V_{DDOUT} = 1.8\text{ V}$ (20%–80%)		0.7		ns
$t_{jit(cc)}$	Cycle-to-cycle jitter ⁽²⁾⁽³⁾	1 PLL switching, Y2-to-Y3		80	110	ps
$t_{jit(per)}$	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3		100	130	ps
$t_{sk(o)}$	Output skew ⁽⁴⁾ , See Table 2	$f_{OUT} = 50\text{ MHz}$; Y1-to-Y3			50	ps
odc	Output duty cycle ⁽⁵⁾	$f_{VCO} = 100\text{ MHz}$; Pdiv = 1	45%		55%	
SDA/SCL PARAMETER						
V_{IK}	SCL and SDA input clamp voltage	$V_{DD} = 1.7\text{ V}$; $I_I = -18\text{ mA}$			-1.2	V
I_{IH}	SCL and SDA input current	$V_I = V_{DD}$; $V_{DD} = 1.9\text{ V}$			±10	µA
V_{IH}	SDA/SCL input high voltage ⁽⁶⁾		$0.7 \times V_{DD}$			V
V_{IL}	SDA/SCL input low voltage ⁽⁶⁾			$0.3 \times V_{DD}$		V
V_{OL}	SDA low-level output voltage	$I_{OL} = 3\text{ mA}$, $V_{DD} = 1.7\text{ V}$		$0.2 \times V_{DD}$		V
C_I	SCL/SDA input capacitance	$V_I = 0\text{ V}$ or V_{DD}		3	10	pF

(2) 10,000 cycles.

 (3) Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, $f_{VCO} = 108\text{ MHz}$, $f_{OUT} = 27\text{ MHz}$ (measured at Y2).

 (4) The $t_{sk(o)}$ specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider.

 (5) odc depends on output rise and fall time (t_r/t_f); data sampled on rising edge (t_r)

(6) SDA and SCL pins are 3.3-V tolerant.

6.6 EEPROM Specification

		MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	100	1000		cycles
EEret	Data retention	10			years

6.7 Timing Requirements: CLK_IN

over recommended ranges of supply voltage, load, and operating free-air temperature

		MIN	NOM	MAX	UNIT	
f _{CLK}	LVCMOS clock input frequency	PLL bypass mode		0	160	MHz
		PLL mode		8	160	
t _r / t _f	Rise and fall time CLK signal (20% to 80%)			3	ns	
	Duty cycle CLK at V _{DD} /2	40%		60%		

6.8 Timing Requirements: SDA/SCL⁽¹⁾

		STANDARD MODE		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{su} (START)	START setup time (SCL high before SDA low)	4.7		0.6		μs
t _h (START)	START hold time (SCL low after SDA low)	4		0.6		μs
t _w (SCLL)	SCL low-pulse duration	4.7		1.3		μs
t _w (SCLH)	SCL high-pulse duration	4		0.6		μs
t _h (SDA)	SDA hold time (SDA valid after SCL low)	0	3.45	0	0.9	μs
t _{su} (SDA)	SDA setup time	250		100		ns
t _r	SCL/SDA input rise time		1000		300	ns
t _f	SCL/SDA input fall time		300		300	ns
t _{su} (STOP)	STOP setup time	4		0.6		μs
t _{BUS}	Bus free time between a STOP and START condition	4.7		1.3		μs

(1) See [Figure 13](#)

CDCE913, CDCEL913

SCAS849G – JUNE 2007 – REVISED OCTOBER 2016

www.ti.com

6.9 Typical Characteristics




Figure 1. CDCE913, CDCEL913 Supply Current vs PLL Frequency




Figure 2. CDCE913 Output Current vs Output Frequency




Figure 3. CDCEL913 Output Current vs Output Frequency

7 Parameter Measurement Information




Figure 4. Test Load




Figure 5. Test Load for 50- Ω Board Environment

8 Detailed Description

8.1 Overview

The CDCE913 and CDCEL913 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLL.

The CDCx913 has separate output supply pins, V_{DDOUT} , which is 1.8 V for CDCEL913 and 2.5 V to 3.3 V for CDCE913.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, a selectable on-chip VCXO allows synchronization of the output frequency to an external control signal, that is, the PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS) or interface (USB, IEEE1394, memory stick) clocks from, for example, a 27-MHz reference input frequency.

The PLL supports spread-spectrum clocking (SSC). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).


Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristics.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. It is preset to a factory default configuration (see [Default Device Configuration](#)). It can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1, and S2, can be used to select different frequencies, change SSC setting for lowering EMI, or control other features like outputs disable to low, outputs 3-state, power down, PLL bypass, and so forth).

The CDCx913 operates in a 1.8-V environment. It operates in a temperature range of -40°C to 85°C .

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Control Terminal Configuration

The CDCE913/CDCEL913 has three user-definable control terminals (S0, S1, and S2), which allow external control of device settings. They can be programmed to any of the following functions:

- Spread-spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power-down control

The user can predefine up to eight different control settings. [Table 1](#) and [Table 2](#) explain these settings.

Table 1. Control Terminal Definition

EXTERNAL CONTROL BITS	PLL1 SETTING			Y1 SETTING
Control function	PLL frequency selection	SSC selection	Output Y2/Y3 selection	Output Y1 and power-down selection

Table 2. PLLx Setting (Can Be Selected for Each PLL Individually)⁽¹⁾

SSCx [3 Bits]			CENTER	DOWN
SSC SELECTION (CENTER/DOWN)				
0	0	0	0% (off)	0% (off)
0	0	1	±0.25%	–0.25%
0	1	0	±0.5%	–0.5%
0	1	1	±0.75%	–0.75%
1	0	0	±1.0%	–1.0%
1	0	1	±1.25%	–1.25%
1	1	0	±1.5%	–1.5%
1	1	1	±2.0%	–2.0%

(1) Center/down-spread, Frequency0/1 and State0/1 are user-definable in PLLx configuration register.

Table 3. PLLx Setting, Frequency Selection (Can Be Selected for Each PLL Individually)⁽¹⁾

FSx	FUNCTION
0	Frequency0
1	Frequency1

(1) Frequency0 and Frequency1 can be any frequency within the specified f_{VCO} range.

Table 4. PLLx Setting, Output Selection⁽¹⁾ (Y2 ... Y3)

YxYx	FUNCTION
0	State0
1	State1

(1) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low, or active.

Table 5. Y1 Setting⁽¹⁾

Y1 SELECTION	
Y1	FUNCTION
0	State 0
1	State 1

(1) State0 and State1 are user definable in the generic configuration register and can be power down, 3-state, low, or active.

S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual-function pins. In the default configuration, they are defined as SDA/SCL for the serial programming interface. They can be programmed as control pins (S1/S2) by setting the appropriate bits in the EEPROM. Note that changes to the control register (Bit [6] of byte **02h**) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporarily act as serial programming pins (SDA/SCL).

S0 is **not** a multi-use pin; it is a control pin only.

8.3.2 Default Device Configuration

The internal EEPROM of CDCE913/CDCEL913 is pre-configured with a factory default configuration as shown in Figure 6 (The input frequency is passed through the output as a default). This allows the device to operate in default mode without the extra production step of programming it. The default setting appears after power is supplied or after power-down/up sequence until it is reprogrammed by the user to a different application configuration. A new register setting is programmed through the serial SDA/SCL interface.




Figure 6. Default Configuration

Table 6 shows the factory default setting for the Control Terminal Register. Note that even though eight different register settings are possible, in the default configuration, only the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as programming pins in default mode.

Table 6. Factory Default Setting for Control Terminal Register⁽¹⁾

EXTERNAL CONTROL PINS			Y1	PLL1 SETTINGS		
			OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION
S2	S1	S0	Y1	FS1	SSC1	Y2Y3
SCL (I2C)	SDA (I2C)	0	3-state	f_{VCO1_0}	off	3-state
SCL (I2C)	SDA (I2C)	1	Enabled	f_{VCO1_0}	off	Enabled

(1) In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any control-pin function but they are internally interpreted as if S1 = 0 and S2 = 0. S0, however, is a control pin, which in the default mode switches all outputs ON or OFF (as previously predefined).

8.3.3 SDA/SCL Serial Interface

The CDCE913/CDCEL913 operates as a slave device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or I²C specification. It operates in the standard-mode transfer (up to 100 kbit/s) and fast-mode transfer (up to 400 kbit/s) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual function pins. In the default configuration, they are used as the SDA/SCL serial programming interface. They can be reprogrammed as general-purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, byte **02h**, bit [6].

8.3.4 Data Protocol

The device supports *Byte Write and Byte Read* and *Block Write and Block Read* operations.

For *Byte Write/Read* operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most-significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of bytes read out are defined by Byte Count in the generic configuration register. At the *Block Read* instruction, all bytes defined in Byte Count must be read out to finish the read cycle correctly.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte, regardless of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM write cycle is initiated, the internal SDA registers are written into the EEPROM. During this write cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read out during the programming sequence (*Byte Read* or *Block Read*). The programming status can be monitored by *EEPIP*, byte 01h–bit 6.

The offset of the indexed byte is encoded in the command code, as described in [Table 7](#).

Table 7. Slave Receiver Address (7 Bits)

DEVICE	A6	A5	A4	A3	A2	A1 ⁽¹⁾	A0 ⁽¹⁾	R/W
CDCE913/CDCEL913	1	1	0	0	1	0	1	1/0
CDCE925/CDCEL925	1	1	0	0	1	0	0	1/0
CDCE937/CDCEL937	1	1	0	1	1	0	1	1/0
CDCE949/CDCEL949	1	1	0	1	1	0	0	1/0

(1) Address bits A0 and A1 are programmable through the SDA/SCL bus (byte 01, bits [1:0]). This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

8.4 Device Functional Modes

8.4.1 SDA/SCL Hardware Interface

[Figure 7](#) shows how the CDCE913/CDCEL913 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus, but it may be necessary to reduce the speed (400 kHz is the maximum) if many devices are connected.

Note that the pullup resistors (R_p) depend on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k Ω . It must meet the minimum sink current of 3 mA at $V_{OLmax} = 0.4$ V for the output stages (for more details see the SMBus or I²C Bus specification).




Figure 7. SDA / SCL Hardware Interface

8.5 Programming

Table 8. Command Code Definition

BIT	DESCRIPTION
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation
(6:0)	Byte offset for Byte Read, Block Read, Byte Write, and Block Write operations




Figure 8. Generic Programming Sequence




Figure 9. Byte Write Protocol





Figure 10. Byte Read Protocol



- (1) Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose and should not be overwritten.

Figure 11. Block Write Protocol




Figure 12. Block Read Protocol




Figure 13. Timing Diagram for SDA/SCL Serial Control Interface

8.6 Register Maps

8.6.1 SDA/SCL Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE913/CDCEL913. All settings can be manually written into the device through the SDA/SCL bus or easily programmed by using the TI Pro-Clock™ software. TI Pro-Clock™ software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

Table 9. SDA/SCL Registers

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic configuration register	Table 11
10h	PLL1 configuration register	Table 12

The grey-highlighted bits, described in the configuration register tables in the following pages, belong to the control terminal register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. See [Control Terminal Configuration](#).

Table 10. Configuration Register, External Control Terminals

	EXTERNAL CONTROL PINS			Y1	PLL1 Settings		
				OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION
	S2	S1	S0	Y1	FS1	SSC1	Y2Y3
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6
7	1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7
	Address offset ⁽¹⁾			04h	13h	10h–12h	15h

(1) Address offset refers to the byte address in the configuration register in [Table 11](#) and [Table 12](#).

Table 12. PLL1 Configuration Register

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION																		
10h	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC selection (modulation amount). ⁽⁴⁾ <table style="width: 100%; border: none;"> <tr> <td style="width: 50%;">Down</td> <td style="width: 50%;">Center</td> </tr> <tr> <td>000 (off)</td> <td>000 (off)</td> </tr> <tr> <td>001 – 0.25%</td> <td>001 ± 0.25%</td> </tr> <tr> <td>010 – 0.5%</td> <td>010 ± 0.5%</td> </tr> <tr> <td>011 – 0.75%</td> <td>011 ± 0.75%</td> </tr> <tr> <td>100 – 1.0%</td> <td>100 ± 1.0%</td> </tr> <tr> <td>101 – 1.25%</td> <td>101 ± 1.25%</td> </tr> <tr> <td>110 – 1.5%</td> <td>110 ± 1.5%</td> </tr> <tr> <td>111 – 2.0%</td> <td>111 ± 2.0%</td> </tr> </table>	Down	Center	000 (off)	000 (off)	001 – 0.25%	001 ± 0.25%	010 – 0.5%	010 ± 0.5%	011 – 0.75%	011 ± 0.75%	100 – 1.0%	100 ± 1.0%	101 – 1.25%	101 ± 1.25%	110 – 1.5%	110 ± 1.5%	111 – 2.0%	111 ± 2.0%
	Down	Center																				
	000 (off)	000 (off)																				
001 – 0.25%	001 ± 0.25%																					
010 – 0.5%	010 ± 0.5%																					
011 – 0.75%	011 ± 0.75%																					
100 – 1.0%	100 ± 1.0%																					
101 – 1.25%	101 ± 1.25%																					
110 – 1.5%	110 ± 1.5%																					
111 – 2.0%	111 ± 2.0%																					
4:2	SSC1_6 [2:0]	000b																				
1:0	SSC1_5 [2:1]	000b																				
11h	7		SSC1_5 [0]																			
	6:4	SSC1_4 [2:0]	000b																			
	3:1	SSC1_3 [2:0]	000b																			
	0	SSC1_2 [2]	000b																			
12h	7:6	SSC1_2 [1:0]																				
	5:3	SSC1_1 [2:0]	000b																			
	2:0	SSC1_0 [2:0]	000b																			
13h	7	FS1_7	0b	FS1_x: PLL1 frequency selection ⁽⁴⁾ 0 – f _{VC01_0} (predefined by PLL1_0 – multiplier/divider value) 1 – f _{VC01_1} (predefined by PLL1_1 – multiplier/divider value)																		
	6	FS1_6	0b																			
	5	FS1_5	0b																			
	4	FS1_4	0b																			
	3	FS1_3	0b																			
	2	FS1_2	0b																			
	1	FS1_1	0b																			
	0	FS1_0	0b																			
14h	7	MUX1	1b	PLL1 multiplexer: 0 – PLL1 1 – PLL1 bypass (PLL1 is in power down)																		
	6	M2	1b	Output Y2 multiplexer: 0 – Pdiv1 1 – Pdiv2																		
	5:4	M3	10b	Output Y3 Multiplexer: 00 – Pdiv1-divider 01 – Pdiv2-divider 10 – Pdiv3-divider 11 – Reserved																		
	3:2	Y2Y3_ST1	11b	Y2, Y3- State0/1definition: 00 – Y2/Y3 disabled to 3-state (PLL1 is in power down) 01 – Y2/Y3 disabled to 3-State 10 – Y2/Y3 disabled to low 11 – Y2/Y3 enabled																		
	1:0	Y2Y3_ST0	01b																			
15h	7	Y2Y3_7	0b	Y2Y3_x output state selection. ⁽⁴⁾ 0 – State0 (predefined by Y2Y3_ST0) 1 – State1 (predefined by Y2Y3_ST1)																		
	6	Y2Y3_6	0b																			
	5	Y2Y3_5	0b																			
	4	Y2Y3_4	0b																			
	3	Y2Y3_3	0b																			
	2	Y2Y3_2	0b																			
	1	Y2Y3_1	1b																			
	0	Y2Y3_0	0b																			

(1) Writing data beyond 20h may adversely affect device function.

(2) All data is transferred MSB-first.

(3) Unless a custom setting is used

(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

Table 12. PLL1 Configuration Register (continued)

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION	
16h	7	SSC1DC	0b	PLL1 SSC down/center selection:	0 – Down 1 – Center
	6:0	Pdiv2	01h	7-bit Y2-output-divider Pdiv2:	0 – Reset and stand-by 1 to 127 – Divider value
17h	7	—	0b	Reserved – do not write others than 0	
	6:0	Pdiv3	01h	7-bit Y3-output-divider Pdiv3:	0 – Reset and stand-by 1 to 127 – Divider value
18h	7:0	PLL1_ON [11:4]	004h	PLL1_0 ⁽⁵⁾ : 30-bit multiplier/divider value for frequency $f_{VCO1,0}$ (for more information, see the <i>PLL Multiplier/Divider Definition</i> paragraph).	
19h	7:4	PLL1_ON [3:0]			
	3:0	PLL1_OR [8:5]	000h		
1Ah	7:3	PLL1_OR[4:0]	10h		
	2:0	PLL1_OQ [5:3]			
1Bh	7:5	PLL1_OQ [2:0]	010b		
	4:2	PLL1_OP [2:0]			
	1:0	VCO1_0_RANGE		00b	$f_{VCO1,0}$ range selection: 00 – $f_{VCO1,0} < 125$ MHz 01 – $125 \text{ MHz} \leq f_{VCO1,0} < 150$ MHz 10 – $150 \text{ MHz} \leq f_{VCO1,0} < 175$ MHz 11 – $f_{VCO1,0} \geq 175$ MHz
1Ch	7:0	PLL1_1N [11:4]	004h	PLL1_1 ⁽⁵⁾ : 30-bit multiplier/divider value for frequency $f_{VCO1,1}$ (for more information see the <i>PLL Multiplier/Divider Definition</i>).	
1Dh	7:4	PLL1_1N [3:0]			
	3:0	PLL1_1R [8:5]	000h		
1Eh	7:3	PLL1_1R[4:0]	10h		
	2:0	PLL1_1Q [5:3]			
1Fh	7:5	PLL1_1Q [2:0]	010b		
	4:2	PLL1_1P [2:0]			
	1:0	VCO1_1_RANGE		00b	$f_{VCO1,1}$ range selection: 00 – $f_{VCO1,1} < 125$ MHz 01 – $125 \text{ MHz} \leq f_{VCO1,1} < 150$ MHz 10 – $150 \text{ MHz} \leq f_{VCO1,1} < 175$ MHz 11 – $f_{VCO1,1} \geq 175$ MHz

(5) PLL settings limits: $16 \leq q \leq 63$, $0 \leq p \leq 7$, $0 \leq r \leq 511$, $0 < N < 4096$

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CDCE913 device is an easy-to-use high-performance, programmable CMOS clock synthesizer. It can be used as a crystal buffer, clock synthesizer with separate output supply pin. The CDCE913 features an on-chip loop filter and Spread-spectrum modulation. Programming can be done through SPI, pin-mode, or using on-chip EEPROM. This section shows some examples of using CDCE913 in various applications.

9.2 Typical Application

Figure 14 shows the use of the CDCEL913 in an audio/video application using a 1.8-V single supply.




Figure 14. Single-Chip Solution Using CDCE913 for Generating Audio/Video Frequencies

9.2.1 Design Requirements

CDCE913 supports spread spectrum clocking (SSC) with multiple control parameters:

- Modulation amount (%)
- Modulation frequency (>20 kHz)
- Modulation shape (triangular, hershey, and others)
- Center spread / down spread (\pm or $-$)

Typical Application (continued)




Figure 15. Modulation Frequency (f_m) and Modulation Amount





Figure 16. Spread Spectrum Modulation Shapes

9.2.2 Detailed Design Procedure

9.2.2.1 Spread Spectrum Clock (SSC)

Spread Spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce Electromagnetic Interference (EMI) by reducing the level of emission from clock distribution network.

Typical Application (continued)


CDCS502 with a 25-MHz Crystal, FS = 1, Fout = 100 MHz, and 0%, ±0.5, ±1%, and ±2% SSC

Figure 17. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock

9.2.2.2 PLL Frequency Planning

At a given input frequency (f_{IN}), the output frequency (f_{OUT}) of the CDCE913/CDCEL913 can be calculated:

$$f_{OUT} = \frac{f_{IN}}{P_{div}} \times \frac{N}{M}$$

where

- M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL; Pdiv (1 to 127) is the output divider. (1)

The target VCO frequency (f_{VCO}) of each PLL can be calculated:

$$f_{VCO} = f_{IN} \times \frac{N}{M} \quad (2)$$

The PLL internally operates as fractional divider and needs the following multiplier/divider settings:

- N
- $P = 4 - \text{int}(\log_2 N/M)$; if $P < 0$ then $P = 0$
- $Q = \text{int}(N'/M)$
- $R = N' - M \times Q$

where

$$N' = N \times 2^P$$

$$N \geq M;$$

Typical Application (continued)

- 80 MHz $\leq f_{VCO} \leq$ 230 MHz
- 16 $\leq Q \leq$ 63
- 0 $\leq P \leq$ 4
- 0 $\leq R \leq$ 15

Example:

for $f_{IN} = 27$ MHz; $M = 1$; $N = 4$; $Pdiv = 2$

- $f_{OUT} = 54$ MHz
- $f_{VCO} = 108$ MHz
- $P = 4 - \text{int}(\log_2 4) = 4 - 2 = 2$
- $N' = 4 \times 2^2 = 16$
- $Q = \text{int}(16) = 16$
- $R = 16 - 16 = 0$

for $f_{IN} = 27$ MHz; $M = 2$; $N = 11$; $Pdiv = 2$

- $f_{OUT} = 74.25$ MHz
- $f_{VCO} = 148.50$ MHz
- $P = 4 - \text{int}(\log_2 5.5) = 4 - 2 = 2$
- $N' = 11 \times 2^2 = 44$
- $Q = \text{int}(22) = 22$
- $R = 44 - 44 = 0$

The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock™ software.

9.2.2.3 Crystal Oscillator Start-up

When the CDCE913/CDCEL913 is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. The following diagram shows the oscillator start-up sequence for a 27-MHz crystal input with an 8-pF load. The start-up time for the crystal is in the order of approximately 250 μ s compared to approximately 10 μ s of lock time. In general, lock time will be an order of magnitude less compared to the crystal start-up time.




Figure 18. Crystal Oscillator Start-Up vs PLL Lock Time

Typical Application (continued)

9.2.2.4 Frequency Adjustment with Crystal Oscillator Pulling

The frequency for the CDCE913/CDCEL913 is adjusted for media and other applications with the VCXO control input V_{Ctrl} . If a PWM modulated signal is used as a control signal for the VCXO, an external filter is needed.




Figure 19. Frequency Adjustment Using PWM Input to the VCXO Control

9.2.2.5 Unused Inputs/Outputs

If VCXO pulling functionality is not required, V_{Ctrl} should be left floating. All other unused inputs should be set to GND. Unused outputs should be left floating.

If one output block is not used, TI recommends disabling it. However, TI always recommends providing the supply for the second output block even if it is disabled.

9.2.2.6 Switching Between XO and VCXO Mode

When the CDCE(L)913 is in crystal oscillator or in VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:

1. While in XO mode, put $V_{ctrl} = V_{dd}/2$
2. Switch from XO mode to VCXO mode
3. Program the internal capacitors in order to obtain 0 ppm at the output.

9.2.3 Application Curves

Figure 20, Figure 21, Figure 22, and Figure 23 show CDCE913 measurements with the SSC feature enabled. Device Configuration: 27-MHz input, 27-MHz output.






Figure 20. $f_{OUT} = 27$ MHz, VCO Frequency < 125 MHz, SSC (2% Center)

Figure 21. $f_{OUT} = 27$ MHz, VCO Frequency > 175 MHz, SSC (1% Center)

Typical Application (continued)



10 Power Supply Recommendations

There is no restriction on the power-up sequence. In case the V_{DDOUT} is applied first, TI recommends grounding V_{DD} . In case the V_{DDOUT} is powered while V_{DD} is floating, there is a risk of high current flowing on the V_{DDOUT} .

The device has a power-up control that is connected to the 1.8-V supply. This will keep the whole device disabled until the 1.8-V supply reaches a sufficient voltage level. Then the device switches on all internal components, including the outputs. If there is a 3.3-V V_{DDOUT} available before the 1.8-V, the outputs stay disabled until the 1.8-V supply reaches a certain level.

11 Layout

11.1 Layout Guidelines

When the CDCE913 is used as a crystal buffer, any parasitics across the crystal affects the pulling range of the VCXO. Therefore, take care placing the crystal units on the board. Crystals must be placed as close to the device as possible, ensuring that the routing lines from the crystal terminals to XIN and XOUT have the same length.


If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line, as it could be a source of noise coupling.

Additional discrete capacitors can be required to meet the load capacitance specification of certain crystal. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. The 0.7-pF capacitor therefore can be discretely added on top of an internal 10-pF capacitor.

To minimize the inductive influence of the trace, TI recommends placing this small capacitor as close to the device as possible and symmetrically with respect to XIN and XOUT.

[Figure 24](#) shows a conceptual layout detailing recommended placement of power supply bypass capacitors. For component side mounting, use 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.

11.2 Layout Example



- | | | | |
|---|---|---|---|
| 1 | Place crystal with associated load caps as close to the chip | 2 | Place series termination resistors at Clock outputs to improve signal integrity |
| 3 | Place bypass caps close to the device pins, ensure wide freq. range | 4 | Use ferrite beads to isolate the device supply pins from board noise sources |

Figure 24. Annotated Layout

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

[VCXO Application Guideline for CDCE\(L\)9xx Family](#) (SCAA085)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 13. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CDCE913	Click here	Click here	Click here	Click here	Click here
CDCEL913	Click here	Click here	Click here	Click here	Click here

12.4 Trademarks

DaVinci, OMAP, Pro-Clock are trademarks of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

Ethernet is a trademark of Xerox Corporation.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCE913PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCE913PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCE913PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCE913PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCEL913PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913	Samples
CDCEL913PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913	Samples
CDCEL913PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCE913, CDCEL913 :

- Automotive: [CDCE913-Q1](#), [CDCEL913-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CDCEL913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE913PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
CDCEL913PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4211284-2/G 08/15

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View CDCE913PWR on WIN SOURCE](#)

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management