



**THE DATASHEET OF
MC9S08PT60VLC**



MC9S08PT60

MC9S08PT60 Series Data Sheet

Supports: MC9S08PT60(A) and MC9S08PT32(A)

Key features

- 8-Bit S08 central processor unit (CPU)
 - Up to 20 MHz bus at 2.7 V to 5.5 V across temperature range of -40 °C to 105 °C
 - Supporting up to 40 interrupt/reset sources
 - Supporting up to four-level nested interrupt
 - On-chip memory
 - Up to 60 KB flash read/program/erase over full operating voltage and temperature
 - Up to 256 byte EEPROM; 2-byte erase sector; program and erase while executing flash
 - Up to 4096 byte random-access memory (RAM)
 - Flash and RAM access protection
- Power-saving modes
 - One low-power stop mode; reduced power wait mode
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- Clocks
 - Oscillator (XOSC) - loop-controlled Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 4 MHz to 20 MHz
 - Internal clock source (ICS) - containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allowing 1% deviation across temperature range of 0 °C to 70 °C and 2% deviation across the whole operating temperature; up to 20 MHz
- System protection
 - Watchdog with independent clock source
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode detection with reset
 - Illegal address detection with reset

MC9S08PT60A and MC9S08PT32A are recommended for new design

- Development support
 - Single-wire background debug interface
 - Breakpoint capability to allow three breakpoints setting during in-circuit debugging
 - On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes
- Peripherals
 - ACMP - one analog comparator with both positive and negative inputs; separately selectable interrupt on rising and falling comparator output; filtering
 - ADC - 16-channel, 12-bit resolution; 2.5 μs conversion time; data buffers with optional watermark; automatic compare function; internal bandgap reference channel; operation in stop mode; optional hardware trigger
 - CRC - programmable cyclic redundancy check module
 - FTM - three flex timer modulators modules including one 6-channel and two 2-channel ones; 16-bit counter; each channel can be configured for input capture, output compare, edge- or center-aligned PWM mode
 - IIC - One inter-integrated circuit module; up to 400 kbps; multi-master operation; programmable slave address; supporting broadcast mode and 10-bit addressing; supporting SMBUS and PMBUS
 - MTIM - Two modulo timers with 8-bit prescaler and overflow interrupt
 - RTC - 16-bit real timer counter (RTC)
 - SCI - three serial communication interface (SCI/UART) modules optional 13-bit break; full duplex non-return to zero (NRZ); LIN extension support
 - SPI - one 8-bit and one 16-bit serial peripheral interface (SPI) modules; full-duplex or single-wire bidirectional; master or slave mode
 - TSI - supporting up to 16 external electrodes; configurable software or hardware scan trigger; fully support NXP touch sensing software library; capability to wake MCU from stop3 mode


- Input/Output
 - Up to 57 GPIOs including one output-only pin
 - Two 8-bit keyboard interrupt modules (KBI)
 - Two true open-drain output pins
 - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
 - 64-pin LQFP; 64-pin QFP
 - 48-pin LQFP
 - 44-pin LQFP
 - 32-pin LQFP

Table of Contents

| | | | | | |
|-------|---|----|-------|---|----|
| 1 | MCU block diagram..... | 4 | 6.2.3 | FTM module timing..... | 20 |
| 2 | Orderable part numbers..... | 6 | 6.3 | Thermal specifications..... | 21 |
| 3 | Part identification..... | 7 | 6.3.1 | Thermal operating requirements..... | 21 |
| 3.1 | Description..... | 7 | 6.3.2 | Thermal characteristics..... | 22 |
| 3.2 | Format..... | 7 | 7 | Peripheral operating requirements and behaviors..... | 23 |
| 3.3 | Fields..... | 7 | 7.1 | External oscillator (XOSC) and ICS characteristics..... | 23 |
| 3.4 | Example..... | 7 | 7.2 | NVM specifications..... | 24 |
| 4 | Parameter Classification..... | 8 | 7.3 | Analog..... | 26 |
| 5 | Ratings..... | 8 | 7.3.1 | ADC characteristics..... | 26 |
| 5.1 | Thermal handling ratings..... | 8 | 7.3.2 | Analog comparator (ACMP) electricals..... | 28 |
| 5.2 | Moisture handling ratings..... | 8 | 7.4 | Communication interfaces..... | 29 |
| 5.3 | ESD handling ratings..... | 9 | 7.4.1 | SPI switching specifications..... | 29 |
| 5.4 | Voltage and current operating ratings..... | 9 | 7.5 | Human-machine interfaces (HMI)..... | 32 |
| 6 | General..... | 10 | 7.5.1 | TSI electrical specifications..... | 32 |
| 6.1 | Nonswitching electrical specifications..... | 10 | 8 | Dimensions..... | 32 |
| 6.1.1 | DC characteristics..... | 10 | 8.1 | Obtaining package dimensions..... | 32 |
| 6.1.2 | Supply current characteristics..... | 16 | 9 | Pinout..... | 33 |
| 6.1.3 | EMC performance..... | 18 | 9.1 | Signal multiplexing and pin assignments..... | 33 |
| 6.2 | Switching specifications..... | 18 | 9.2 | Device pin assignment..... | 35 |
| 6.2.1 | Control timing..... | 18 | 10 | Revision history..... | 39 |
| 6.2.2 | Debug trace timing specifications..... | 19 | | | |

1 MCU block diagram

The block diagram below shows the structure of the MCUs.



1. PTA2 and PTA3 operate as true open drain when working as output.
2. PTA4/ACMP0/BKGD/MS is an output-only pin when used as port pin.
3. PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0 and PTH1 can provide high sink/source current drive.
4. The frequency of the clock from BUSOUT must be equal or less than 10 MHz with 25 pF loading at PAD.
5. The secondary power pair of V_{DD} and V_{SS} (pin 41 and pin 40 in 64-pin packages) and the third V_{SS} (pin 13 in 64-pin packages) are not bonded in 32-pin packages.

Figure 1. MCU block diagram

2 Orderable part numbers

The following table summarizes the part numbers of the devices covered by this document.

Table 1. Ordering information

| Feature | MC9S08PT60(A) | | | | | MC9S08PT32(A) | | | | |
|----------------------|---------------|-------------|-------------|-------------|-------------|---------------|-------------|-------------|-------------|-------------|
| | VLH | VQH | VLF | VLD | VLC | VLH | VQH | VLF | VLD | VLC |
| Max. frequency (MHz) | 20 | 20 | 20 | 20 | 20 | 20 | 20 | 20 | 20 | 20 |
| Flash memory (KB) | 60 | 60 | 60 | 60 | 60 | 32 | 32 | 32 | 32 | 32 |
| RAM (KB) | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 |
| EEPROM (B) | 256 | 256 | 256 | 256 | 256 | 256 | 256 | 256 | 256 | 256 |
| 12-bit ADC | 16ch | 16ch | 12ch | 12ch | 12ch | 16ch | 16ch | 12ch | 12ch | 12ch |
| 16-bit FlexTimer | 6ch+2ch+2ch | 6ch+2ch+2ch | 6ch+2ch+2ch | 6ch+2ch+2ch | 6ch+2ch+2ch | 6ch+2ch+2ch | 6ch+2ch+2ch | 6ch+2ch+2ch | 6ch+2ch+2ch | 6ch+2ch+2ch |
| 8-bit Modulo timer | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| ACMP | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| RTC | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| 16-bit SPI | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 8-bit SPI | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| I2C | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| SCI (LIN Capable) | 3 | 3 | 3 | 3 | 2 | 3 | 3 | 3 | 3 | 2 |
| Watchdog | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| CRC | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| 20mA high-drive pins | 8 | 8 | 6 | 6 | 4 | 8 | 8 | 6 | 6 | 4 |
| TSI channels | 16 | 16 | 12 | 12 | 12 | 16 | 16 | 12 | 12 | 12 |
| KBI pins | 16 | 16 | 16 | 12 | 12 | 16 | 16 | 16 | 12 | 12 |
| GPIO | 57 | 57 | 41 | 37 | 28 | 57 | 57 | 41 | 37 | 28 |
| Package | 64-LQFP | 64-QFP | 48-LQFP | 44-LQFP | 32-LQFP | 64-LQFP | 64-QFP | 48-LQFP | 44-LQFP | 32-LQFP |

3 Part identification

3.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

3.2 Format

Part numbers for this device have the following format:

MC 9 S08 PT AA (V) B CC

3.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
|-------|----------------------------------|---|
| MC | Qualification status | <ul style="list-style-type: none"> MC = fully qualified, general market flow |
| 9 | Memory | <ul style="list-style-type: none"> 9 = flash based |
| S08 | Core | <ul style="list-style-type: none"> S08 = 8-bit CPU |
| PT | Device family | <ul style="list-style-type: none"> PT |
| AA | Approximate flash size in KB | <ul style="list-style-type: none"> 60 = 60 KB 32 = 32 KB |
| (V) | Mask set version | <ul style="list-style-type: none"> (blank) = Any version A = Rev. 2 or later version, this is recommended for new design |
| B | Operating temperature range (°C) | <ul style="list-style-type: none"> V = -40 to 105 |
| CC | Package designator | <ul style="list-style-type: none"> QH = 64-pin QFP LH = 64-pin LQFP LF = 48-pin LQFP LD = 44-pin LQFP LC = 32-pin LQFP |

3.4 Example

This is an example part number:

4 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Classifications

| | |
|---|--|
| P | Those parameters are guaranteed during production testing on each individual device. |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

5 Ratings

5.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T _{STG} | Storage temperature | -55 | 150 | °C | 1 |
| T _{SDR} | Solder temperature, lead-free | — | 260 | °C | 2 |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

5.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL | Moisture sensitivity level | — | 3 | — | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

5.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V_{HBM} | Electrostatic discharge voltage, human body model | -6000 | +6000 | V | 1 |
| V_{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I_{LAT} | Latch-up current at ambient temperature of 105 °C | -100 | +100 | mA | |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

5.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

| Symbol | Description | Min. | Max. | Unit |
|------------------|---|-----------------------|-----------------------|------|
| V_{DD} | Supply voltage | -0.3 | 6.0 | V |
| I_{DD} | Maximum current into V_{DD} | — | 120 | mA |
| V_{DIO} | Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3) | -0.3 | $V_{\text{DD}} + 0.3$ | V |
| | Digital input voltage (true open drain pin PTA2 and PTA3) | -0.3 | 6 | V |
| V_{AIO} | Analog ¹ , RESET, EXTAL, and XTAL input voltage | -0.3 | $V_{\text{DD}} + 0.3$ | V |
| I_{D} | Instantaneous maximum current single pin limit (applies to all port pins) | -25 | 25 | mA |
| V_{DDA} | Analog supply voltage | $V_{\text{DD}} - 0.3$ | $V_{\text{DD}} + 0.3$ | V |

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD} . PTA2 and PTA3 is only clamped to V_{SS} .

6 General

6.1 Nonswitching electrical specifications

6.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 3. DC characteristics

| Symbol | C | Descriptions | | Min | Typical ¹ | Max | Unit | |
|------------------|---|---|---|--|------------------------|-----|------------------------|----|
| — | — | Operating voltage | | — | 2.7 | — | 5.5 | V |
| V _{OH} | P | Output high voltage | All I/O pins, standard-drive strength | 5 V, I _{load} = -5 mA | V _{DD} - 0.8 | — | — | V |
| | C | | | 3 V, I _{load} = -2.5 mA | V _{DD} - 0.8 | — | — | V |
| | P | High current drive pins, high-drive strength ² | 5 V, I _{load} = -20 mA | V _{DD} - 0.8 | — | — | V | |
| | C | | 3 V, I _{load} = -10 mA | V _{DD} - 0.8 | — | — | V | |
| I _{OHT} | D | Output high current | Max total I _{OH} for all ports | 5 V | — | — | -100 | mA |
| | | | | 3 V | — | — | -50 | |
| V _{OL} | P | Output low voltage | All I/O pins, standard-drive strength | 5 V, I _{load} = 5 mA | — | — | 0.8 | V |
| | C | | | 3 V, I _{load} = 2.5 mA | — | — | 0.8 | V |
| | P | High current drive pins, high-drive strength ² | 5 V, I _{load} = 20 mA | — | — | 0.8 | V | |
| | C | | 3 V, I _{load} = 10 mA | — | — | 0.8 | V | |
| I _{OLT} | D | Output low current | Max total I _{OL} for all ports | 5 V | — | — | 100 | mA |
| | | | | 3 V | — | — | 50 | |
| V _{IH} | P | Input high voltage | All digital inputs | V _{DD} > 4.5V | 0.70 × V _{DD} | — | — | V |
| | C | | | V _{DD} > 2.7V | 0.75 × V _{DD} | — | — | |
| V _{IL} | P | Input low voltage | All digital inputs | V _{DD} > 4.5V | — | — | 0.30 × V _{DD} | V |
| | C | | | V _{DD} > 2.7V | — | — | 0.35 × V _{DD} | |
| V _{hys} | C | Input hysteresis | All digital inputs | — | 0.06 × V _{DD} | — | — | mV |
| I _{IN} | P | Input leakage current | All input only pins (per pin) | V _{IN} = V _{DD} or V _{SS} | — | 0.1 | 1 | μA |

Table continues on the next page...

Table 3. DC characteristics (continued)

| Symbol | C | Descriptions | | | Min | Typical ¹ | Max | Unit |
|------------------------------|---|---|--|--|------|----------------------|------|------|
| I _{OZ} | P | Hi-Z (off-state) leakage current | All input/output (per pin) | V _{IN} = V _{DD} or V _{SS} | — | 0.1 | 1 | μA |
| I _{OZTOT} | C | Total leakage combined for all inputs and Hi-Z pins | All input only and I/O | V _{IN} = V _{DD} or V _{SS} | — | — | 2 | μA |
| R _{PU} | P | Pullup resistors | All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3) | — | 30.0 | — | 50.0 | kΩ |
| R _{PU} ³ | P | Pullup resistors | PTA2 and PTA3 pin | — | 30.0 | — | 60.0 | kΩ |
| I _{IC} | D | DC injection current ^{4, 5, 6} | Single pin limit | V _{IN} < V _{SS} , V _{IN} > V _{DD} | -0.2 | — | 2 | mA |
| | | | Total MCU limit, includes sum of all stressed pins | | -5 | — | 25 | |
| C _{in} | C | Input capacitance, all pins | | | — | — | 7 | pF |
| V _{RAM} | C | RAM retention voltage | | | — | — | — | V |

1. Typical values are measured at 25 °C. Characterized, not tested.
2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support ultra high current output.
3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD}.
5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{in} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 4. LVD and POR Specification

| Symbol | C | Description | | Min | Typ | Max | Unit |
|--------------------|---|---|-----------------------------|-----|------|-----|------|
| V _{POR} | D | POR re-arm voltage ^{1, 2} | | 1.5 | 1.75 | 2.0 | V |
| V _{LVDH} | C | Falling low-voltage detect threshold - high range (LVDV = 1) ³ | | 4.2 | 4.3 | 4.4 | V |
| V _{LWV1H} | C | Falling low-voltage warning threshold - high range | Level 1 falling (LVWV = 00) | 4.3 | 4.4 | 4.5 | V |
| V _{LWV2H} | C | | Level 2 falling (LVWV = 01) | 4.5 | 4.5 | 4.6 | V |
| V _{LWV3H} | C | | Level 3 falling (LVWV = 10) | 4.6 | 4.6 | 4.7 | V |
| V _{LWV4H} | C | | Level 4 falling (LVWV = 11) | 4.7 | 4.7 | 4.8 | V |

Table continues on the next page...

Table 4. LVD and POR Specification (continued)

| Symbol | C | Description | Min | Typ | Max | Unit | |
|---------------------|---|---|-----------------------------|------|------|------|---|
| V _{HYSH} | C | High range low-voltage detect/warning hysteresis | — | 100 | — | mV | |
| V _{LVDL} | C | Falling low-voltage detect threshold - low range (LVDV = 0) | 2.56 | 2.61 | 2.66 | V | |
| V _{LVDW1L} | C | Falling low-voltage warning threshold - low range | Level 1 falling (LVWV = 00) | 2.62 | 2.7 | 2.78 | V |
| V _{LVDW2L} | C | | Level 2 falling (LVWV = 01) | 2.72 | 2.8 | 2.88 | V |
| V _{LVDW3L} | C | | Level 3 falling (LVWV = 10) | 2.82 | 2.9 | 2.98 | V |
| V _{LVDW4L} | C | | Level 4 falling (LVWV = 11) | 2.92 | 3.0 | 3.08 | V |
| V _{HYSDL} | C | Low range low-voltage detect hysteresis | — | 40 | — | mV | |
| V _{HYSWL} | C | Low range low-voltage warning hysteresis | — | 80 | — | mV | |
| V _{BG} | P | Buffered bandgap output ⁴ | 1.14 | 1.16 | 1.18 | V | |

1. Maximum is highest voltage that POR is guaranteed.
2. POR ramp time must be longer than 20us/V to get a stable startup.
3. Rising thresholds are falling threshold + hysteresis.
4. Voltage factory trimmed at V_{DD} = 5.0 V, Temp = 25 °C




Figure 2. Typical I_{OH} Vs. V_{DD}-V_{OH} (standard drive strength) (V_{DD} = 5 V)




Figure 3. Typical I_{OH} Vs. $V_{DD} - V_{OH}$ (standard drive strength) ($V_{DD} = 3$ V)




Figure 4. Typical I_{OH} Vs. $V_{DD} - V_{OH}$ (high drive strength) ($V_{DD} = 5$ V)




Figure 5. Typical I_{OH} Vs. $V_{DD} - V_{OH}$ (high drive strength) ($V_{DD} = 3$ V)




Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 5$ V)




Figure 7. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 3\text{ V}$)




Figure 8. Typical I_{OL} Vs. V_{OL} (high drive strength) ($V_{DD} = 5\text{ V}$)




Figure 9. Typical I_{OL} Vs. V_{OL} (high drive strength) ($V_{DD} = 3\text{ V}$)

6.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 5. Supply current characteristics

| Num | C | Parameter | Symbol | Bus Freq | V_{DD} (V) | Typical ¹ | Max | Unit | Temp |
|-----|---|--|--------------|----------|--------------|----------------------|------|------|---------------|
| 1 | C | Run supply current FEI mode, all modules on; run from flash | $R_{I_{DD}}$ | 20 MHz | 5 | 12.6 | — | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 7.2 | — | | |
| | C | | | 1 MHz | | 2.4 | — | | |
| | C | | | 20 MHz | 3 | 9.6 | — | | |
| | C | | | 10 MHz | | 6.1 | — | | |
| | C | | | 1 MHz | | 2.1 | — | | |
| 2 | C | Run supply current FEI mode, all modules off & gated; run from flash | $R_{I_{DD}}$ | 20 MHz | 5 | 10.5 | — | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 6.2 | — | | |
| | C | | | 1 MHz | | 2.3 | — | | |
| | C | | | 20 MHz | 3 | 7.4 | — | | |
| | C | | | 10 MHz | | 5.0 | — | | |
| | C | | | 1 MHz | | 2.0 | — | | |
| 3 | P | Run supply current FBE mode, all modules on; run from RAM | $R_{I_{DD}}$ | 20 MHz | 5 | 12.1 | 14.8 | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 6.5 | — | | |
| | C | | | 1 MHz | | 1.8 | — | | |

Table continues on the next page...

Table 5. Supply current characteristics (continued)

| Num | C | Parameter | Symbol | Bus Freq | V _{DD} (V) | Typical ¹ | Max | Unit | Temp |
|-----|---|---|-------------------|----------|---------------------|----------------------|------|------|---------------|
| | P | | | 20 MHz | 3 | 9.1 | 11.8 | | |
| | C | | | 10 MHz | | 5.5 | — | | |
| | | | | 1 MHz | | 1.5 | — | | |
| 4 | P | Run supply current FBE mode, all modules off & gated; run from RAM | R _I DD | 20 MHz | 5 | 9.8 | 12.3 | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 5.4 | — | | |
| | | | | 1 MHz | | 1.6 | — | | |
| | P | | | 20 MHz | 3 | 6.9 | 9.2 | | |
| | C | | | 10 MHz | | 4.4 | — | | |
| | | | | 1 MHz | | 1.4 | — | | |
| 5 | C | Wait mode current FEI mode, all modules on | W _I DD | 20 MHz | 5 | 7.8 | — | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 4.5 | — | | |
| | | | | 1 MHz | | 1.3 | — | | |
| | C | | | 20 MHz | 3 | 5.1 | — | | |
| | | | | 10 MHz | | 3.5 | — | | |
| | | | | 1 MHz | | 1.2 | — | | |
| 6 | C | Stop3 mode supply current no clocks active (except 1 kHz LPO clock) ^{2, 3} | S3I _{DD} | — | 5 | 1.45 | — | μA | -40 to 105 °C |
| | C | | | — | 3 | 1.4 | — | | -40 to 105 °C |
| 7 | C | ADC adder to stop3 | — | — | 5 | 44 | — | μA | -40 to 105 °C |
| | C | ADLPC = 1 ADLSMP = 1 ADCO = 1 MODE = 10B ADICLK = 11B | — | — | 3 | 40 | — | | |
| 8 | C | TSI adder to stop3 ⁴ | — | — | 5 | 111 | — | μA | -40 to 105 °C |
| | C | PS = 010B NSCN = 0x0F EXTCHRG = 0 REFCHRG = 0 DVOLT = 01B | — | — | 3 | 110 | — | | |
| 9 | C | LVD adder to stop3 ⁵ | — | — | 5 | 130 | — | μA | -40 to 105 °C |
| | C | | | | 3 | 125 | — | | |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. RTC adder cause <1 μA I_{DD} increase typically, RTC clock source is 1 kHz LPO clock.
3. ACMP adder cause <10 μA I_{DD} increase typically.
4. The current varies with TSI configuration and capacity of touch electrode. Please refer to [TSI electrical specifications](#).
5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

6.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult NXP applications notes such as [AN2321](#), [AN1050](#), [AN1263](#), [AN2764](#), and [AN1259](#) for advice and guidance specifically targeted at optimizing EMC performance.

6.1.3.1 EMC radiated emissions operating behaviors

Table 6. EMC radiated emissions operating behaviors for 64-pin SOIC package

| Symbol | Description | Frequency band (MHz) | Typ. | Unit | Notes |
|---------------------|------------------------------------|----------------------|------|------------|-------|
| V _{RE1} | Radiated emissions voltage, band 1 | 0.15–50 | 12 | dB μ V | 1, 2 |
| V _{RE2} | Radiated emissions voltage, band 2 | 50–150 | 10 | dB μ V | |
| V _{RE3} | Radiated emissions voltage, band 3 | 150–500 | 4 | dB μ V | |
| V _{RE4} | Radiated emissions voltage, band 4 | 500–1000 | 5 | dB μ V | |
| V _{RE_IEC} | IEC level | 0.15–1000 | N | — | 2, 3 |

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2. V_{DD} = 5.0 V, T_A = 25 °C, f_{OSC} = 10 MHz (crystal), f_{SYS} = 20 MHz, f_{BUS} = 20 MHz
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*

6.2 Switching specifications

6.2.1 Control timing

Table 7. Control timing

| Num | C | Rating | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|---------------------|---------------------------|----------------------|------|------|
| 1 | P | Bus frequency (t _{cyc} = 1/f _{Bus}) | f _{Bus} | DC | — | 20 | MHz |
| 2 | P | Internal low power oscillator frequency | f _{LPO} | 0.67 | 1.0 | 1.25 | KHz |
| 3 | D | External reset pulse width ² | t _{extrst} | 1.5 × t _{cyc} | — | — | ns |
| 4 | D | Reset low drive | t _{rstdrv} | 34 × t _{cyc} | — | — | ns |

Table continues on the next page...

Table 7. Control timing (continued)

| Num | C | Rating | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|--------------------------------|------------|----------------------|------|------|
| 5 | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes | t_{MSSU} | 500 | — | — | ns |
| 6 | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³ | t_{MSH} | 100 | — | — | ns |
| 7 | D | IRQ pulse width | Asynchronous path ² | t_{LIH} | 100 | — | ns |
| | D | | Synchronous path ⁴ | t_{HIL} | $1.5 \times t_{cyc}$ | — | ns |
| 8 | D | Keyboard interrupt pulse width | Asynchronous path ² | t_{LIH} | 100 | — | ns |
| | D | | Synchronous path | t_{HIL} | $1.5 \times t_{cyc}$ | — | ns |
| 9 | C | Port rise and fall time - standard drive strength (load = 50 pF) ⁵ | — | t_{Rise} | — | 10.2 | ns |
| | C | | — | t_{Fall} | — | 9.5 | ns |
| | C | Port rise and fall time - high drive strength (load = 50 pF) ⁵ | — | t_{Rise} | — | 5.4 | ns |
| | C | | — | t_{Fall} | — | 4.6 | ns |

1. Typical values are based on characterization data at $V_{DD} = 5.0\text{ V}$, $25\text{ }^{\circ}\text{C}$ unless otherwise stated.
2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .
4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
5. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels in operating temperature range.




Figure 10. Reset timing




Figure 11. IRQ/KBIPx timing

6.2.2 Debug trace timing specifications

Table 8. Debug trace operating behaviors

| Symbol | Description | Min. | Max. | Unit |
|-----------|--------------|---------------------|------|------|
| t_{cyc} | Clock period | Frequency dependent | | MHz |

Table continues on the next page...

Table 8. Debug trace operating behaviors (continued)

| Symbol | Description | Min. | Max. | Unit |
|----------|--------------------------|------|------|------|
| t_{wl} | Low pulse width | 2 | — | ns |
| t_{wh} | High pulse width | 2 | — | ns |
| t_r | Clock and data rise time | — | 3 | ns |
| t_f | Clock and data fall time | — | 3 | ns |
| t_s | Data setup | 3 | — | ns |
| t_h | Data hold | 2 | — | ns |




Figure 12. TRACE_CLKOUT specifications




Figure 13. Trace data specifications

6.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 9. FTM input timing

| No. | C | Function | Symbol | Min | Max | Unit |
|-----|---|--------------------------|------------|-----|-------------|-----------|
| 1 | D | External clock frequency | f_{TCLK} | 0 | $f_{Bus}/4$ | Hz |
| 2 | D | External clock period | t_{TCLK} | 4 | — | t_{cyc} |
| 3 | D | External clock high time | t_{clkh} | 1.5 | — | t_{cyc} |

Table continues on the next page...

Table 9. FTM input timing (continued)

| No. | C | Function | Symbol | Min | Max | Unit |
|-----|---|---------------------------|-------------------|-----|-----|------------------|
| 4 | D | External clock low time | t_{ckl} | 1.5 | — | t_{cyc} |
| 5 | D | Input capture pulse width | t_{iCPW} | 1.5 | — | t_{cyc} |




Figure 14. Timer external clock




Figure 15. Timer input capture pulse

6.3 Thermal specifications

6.3.1 Thermal operating requirements

Table 10. Thermal operating requirements

| Symbol | Description | Min. | Max. | Unit |
|--------|--------------------------|------|------|------|
| T_J | Die junction temperature | -40 | 125 | °C |
| T_A | Ambient temperature | -40 | 105 | °C |

NOTE

Maximum T_A can be exceeded only if the user ensures that T_J does not exceed the maximum. The simplest method to determine T_J is: $T_J = T_A + R_{\theta JA} \times \text{chip power dissipation}$.

6.3.2 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 11. Thermal attributes

| Board type | Symbo l | Description | 64 LQFP | 64 QFP | 48 LQFP | 44 LQFP | 32 LQFP | Unit | Notes |
|-------------------|------------------|---|------------|--------|------------|------------|------------|------|-------|
| Single-layer (1S) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 71 | 61 | 81 | 75 | 86 | °C/W | 1, 2 |
| Four-layer (2s2p) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 53 | 47 | 57 | 53 | 57 | °C/W | 1, 3 |
| Single-layer (1S) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | 59 | 50 | 68 | 62 | 72 | °C/W | 1, 3 |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | 46 | 41 | 50 | 47 | 51 | °C/W | 1, 3 |
| — | $R_{\theta JB}$ | Thermal resistance, junction to board | 35 | 32 | 34 | 34 | 33 | °C/W | 4 |
| — | $R_{\theta JC}$ | Thermal resistance, junction to case | 20 | 23 | 24 | 20 | 24 | °C/W | 5 |
| — | Ψ_{JT} | Thermal characterization parameter, junction to package top outside center (natural convection) | 5 | 8 | 6 | 5 | 6 | °C/W | 6 |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

7 Peripheral operating requirements and behaviors

7.1 External oscillator (XOSC) and ICS characteristics

Table 12. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)


| Num | C | Characteristic | | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|---|---|--------------|-----------------------|----------------------|---------|------|
| 1 | C | Oscillator crystal or resonator | Low range (RANGE = 0) | f_{lo} | 31.25 | 32.768 | 39.0625 | kHz |
| | C | | High range (RANGE = 1) FEE or FBE mode ² | f_{hi} | 4 | — | 20 | MHz |
| | C | | High range (RANGE = 1), high gain (HGO = 1), FBELP mode | f_{hi} | 4 | — | 20 | MHz |
| | C | | High range (RANGE = 1), low power (HGO = 0), FBELP mode | f_{hi} | 4 | — | 20 | MHz |
| 2 | D | Load capacitors | | C1, C2 | See Note ³ | | | |
| 3 | D | Feedback resistor | Low Frequency, Low-Power Mode ⁴ | R_F | — | — | — | MΩ |
| | | | Low Frequency, High-Gain Mode | | — | 10 | — | MΩ |
| | | | High Frequency, Low-Power Mode | | — | 1 | — | MΩ |
| | | | High Frequency, High-Gain Mode | | — | 1 | — | MΩ |
| 4 | D | Series resistor - Low Frequency | Low-Power Mode ⁴ | R_S | — | — | — | kΩ |
| | | | High-Gain Mode | | — | 200 | — | kΩ |
| 5 | D | Series resistor - High Frequency | Low-Power Mode ⁴ | R_S | — | — | — | kΩ |
| | D | Series resistor - High Frequency, High-Gain Mode | 4 MHz | | — | 0 | — | kΩ |
| | D | | 8 MHz | | — | 0 | — | kΩ |
| | D | | 16 MHz | | — | 0 | — | kΩ |
| 6 | C | Crystal start-up time Low range = 32.768 kHz crystal; High range = 20 MHz crystal ^{5, 6} | Low range, low power | t_{CSTL} | — | 1000 | — | ms |
| | C | | Low range, high power | | — | 800 | — | ms |
| | C | | High range, low power | t_{CSTH} | — | 3 | — | ms |
| | C | | High range, high power | | — | 1.5 | — | ms |
| 7 | T | Internal reference start-up time | | t_{IRST} | — | 20 | 50 | μs |
| 8 | D | Square wave input clock frequency | FEE or FBE mode ² | f_{extal} | 0.03125 | — | 5 | MHz |
| | D | | FBELP mode | | 0 | — | 20 | MHz |
| 9 | P | Average internal reference frequency - trimmed | | f_{int_t} | — | 32.768 | — | kHz |
| 10 | P | DCO output frequency range - trimmed | | f_{dco_t} | 16 | — | 20 | MHz |

Table continues on the next page...

**Table 12. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)
(continued)**

| Num | C | Characteristic | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|---|----------------------------|-----|----------------------|--|--------------------|
| 11 | P | Total deviation of DCO output from trimmed frequency ⁵ | $\Delta f_{\text{dco_t}}$ | — | — | ±2.0 | % f_{dco} |
| | C | | | | | Over fixed voltage and temperature range of 0 to 70 °C | |
| 12 | C | FLL acquisition time ^{5, 7} | t_{Acquire} | — | — | 2 | ms |
| 13 | C | Long term jitter of DCO output clock (averaged over 2 ms interval) ⁸ | C_{Jitter} | — | 0.02 | 0.2 | % f_{dco} |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors (C_1, C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

**Figure 16. Typical crystal or resonator circuit**

7.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Table 13. Flash clock characteristics

| C | Characteristic | Symbol | Min | Typical | Max | Unit |
|---|---|-------------------------|------|---------|------|--------|
| D | Supply voltage for program/erase across the operating temperature range | $V_{\text{prog/erase}}$ | 2.7 | — | 5.5 | V |
| D | Supply voltage for read operation | V_{Read} | 2.7 | — | 5.5 | V |
| D | NVM Bus frequency | f_{NVMBUS} | 1 | — | 20 | MHz |
| D | NVM operating frequency | f_{NVMOP} | 0.8 | 1.0 | 1.05 | MHz |
| C | FLASH Program/erase endurance T_L to T_H in the operating temperature range | n_{FLPE} | 10 k | 100 k | — | Cycles |
| C | EEPROM Program/erase endurance T_L to T_H in the operating temperature range | n_{FLPE} | 50 k | 500 k | — | Cycles |
| C | Data retention at an average junction temperature of $T_{\text{Javg}} = 85^\circ\text{C}$ after up to 10,000 program/erase cycles | $t_{\text{D_ret}}$ | 15 | 100 | — | years |

All timing parameters are a function of the bus clock frequency, f_{NVMBUS} . All program and erase times are also a function of the NVM operating frequency, f_{NVMOP} .

Each command timing is given by:

$$t_{\text{command}} = f_{\text{NVMOP}} \text{ cycle} \times 1/f_{\text{NVMOP}} + f_{\text{NVMBUS}} \text{ cycle} \times 1/f_{\text{NVMBUS}}$$

Table 14. Flash timing characteristics

| C | Characteristic | Symbol | f_{NVMOP} cycle | f_{NVMBUS} cycle |
|---|-----------------------------|----------------------|--------------------------|---------------------------|
| D | Erase Verify All Blocks | t_{VFYALL} | — | 17338 |
| D | Erase Verify Flash Block | t_{RD1BLK} | — | 16913 |
| D | Erase Verify EEPROM Block | t_{RD1BLK} | — | 810 |
| D | Erase Verify Flash Section | t_{RD1SEC} | — | 484 |
| D | Erase Verify EEPROM Section | t_{DRD1SEC} | — | 555 |
| D | Read Once | t_{RDONCE} | — | 450 |
| D | Program Flash (2 word) | t_{PGM2} | 68 | 1397 |
| D | Program Flash (4 word) | t_{PGM4} | 122 | 2128 |
| D | Program Once | t_{PGMONCE} | 122 | 2090 |
| D | Program EEPROM (1 Byte) | t_{DPGM1} | 47 | 1371 |
| D | Program EEPROM (2 Byte) | t_{DPGM2} | 94 | 2120 |
| D | Program EEPROM (3 Byte) | t_{DPGM3} | 141 | 2869 |
| D | Program EEPROM (4 Byte) | t_{DPGM4} | 188 | 3618 |
| D | Erase All Blocks | t_{ERSALL} | 100066 | 17743 |
| D | Erase Flash Block | t_{ERSBLK} | 100060 | 17236 |
| D | Erase Flash Sector | t_{ERSPG} | 20015 | 868 |
| D | Erase EEPROM Sector | t_{DERSPG} | 5015 | 756 |
| D | Unsecure Flash | t_{UNSECU} | 100066 | 17730 |

Table continues on the next page...

Table 14. Flash timing characteristics (continued)

| C | Characteristic | Symbol | f _{NVMOP} cycle | f _{NVMBUS} cycle |
|---|----------------------------|---------------------|--------------------------|---------------------------|
| D | Verify Backdoor Access Key | t _{VFYKEY} | — | 464 |
| D | Set User Margin Level | t _{MLOADU} | — | 407 |

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

7.3 Analog

7.3.1 ADC characteristics

Table 15. 5 V 12-bit ADC operating conditions

| Characteristic | Conditions | Symb | Min | Typ ¹ | Max | Unit | Comment |
|--|--|-------------------|-------------------|------------------|-------------------|------|-----------------|
| Supply voltage | Absolute | V _{DDA} | 2.7 | — | 5.5 | V | — |
| | Delta to V _{DD} (V _{DD} -V _{DDAD}) | ΔV _{DDA} | -100 | 0 | +100 | mV | |
| Ground voltage | Delta to V _{SS} (V _{SS} -V _{SSA}) ² | ΔV _{SSA} | -100 | 0 | +100 | mV | |
| Input voltage | | V _{ADIN} | V _{REFL} | — | V _{REFH} | V | |
| Input capacitance | | C _{ADIN} | — | 4.5 | 5.5 | pF | |
| Input resistance | | R _{ADIN} | — | 3 | 5 | kΩ | — |
| Analog source resistance | 12-bit mode | R _{AS} | — | — | 2 | kΩ | External to MCU |
| | • f _{ADCK} > 4 MHz | | — | — | 5 | | |
| | • f _{ADCK} < 4 MHz | | — | — | 5 | | |
| 10-bit mode | — | — | 5 | kΩ | External to MCU | | |
| • f _{ADCK} > 4 MHz | — | — | 10 | | | | |
| • f _{ADCK} < 4 MHz | — | — | 10 | | | | |
| 8-bit mode (all valid f _{ADCK}) | | | | | | | |
| ADC conversion clock frequency | High speed (ADLPC=0) | f _{ADCK} | 0.4 | — | 8.0 | MHz | — |
| | Low power (ADLPC=1) | | 0.4 | — | 4.0 | | |

1. Typical values assume V_{DDA} = 5.0 V, Temp = 25°C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.




Figure 17. ADC input impedance equivalency diagram

Table 16. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

| Characteristic | Conditions | C | Symb | Min | Typ ¹ | Max | Unit |
|---|-------------------------|---|-------------|-----|------------------|-----|---------------|
| Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1 | | T | I_{DDA} | — | 133 | — | μA |
| Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1 | | T | I_{DDA} | — | 218 | — | μA |
| Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1 | | T | I_{DDA} | — | 327 | — | μA |
| Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1 | | T | I_{DDAD} | — | 582 | 990 | μA |
| Supply current | Stop, reset, module off | T | I_{DDA} | — | 0.011 | 1 | μA |
| ADC asynchronous clock source | High speed (ADLPC = 0) | P | f_{ADACK} | 2 | 3.3 | 5 | MHz |

Table continues on the next page...

Table 16. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

| Characteristic | Conditions | C | Symb | Min | Typ ¹ | Max | Unit |
|---|---------------------------|---|--------------|-------------------|------------------|------------|------------------|
| | Low power (ADLPC = 1) | | | 1.25 | 2 | 3.3 | |
| Conversion time (including sample time) | Short sample (ADLSMP = 0) | T | t_{ADC} | — | 20 | — | ADCK cycles |
| | Long sample (ADLSMP = 1) | | | — | 40 | — | |
| Sample time | Short sample (ADLSMP = 0) | T | t_{ADS} | — | 3.5 | — | ADCK cycles |
| | Long sample (ADLSMP = 1) | | | — | 23.5 | — | |
| Total unadjusted Error ² | 12-bit mode | T | E_{TUE} | — | ± 5.0 | — | LSB ³ |
| | 10-bit mode | P | | — | ± 1.5 | ± 2.0 | |
| | 8-bit mode | P | | — | ± 0.7 | ± 1.0 | |
| Differential Non-Linearity | 12-bit mode | T | DNL | — | ± 1.0 | — | LSB ³ |
| | 10-bit mode ⁴ | P | | — | ± 0.25 | ± 0.5 | |
| | 8-bit mode ⁴ | P | | — | ± 0.15 | ± 0.25 | |
| Integral Non-Linearity | 12-bit mode | T | INL | — | ± 1.0 | — | LSB ³ |
| | 10-bit mode | T | | — | ± 0.3 | ± 0.5 | |
| | 8-bit mode | T | | — | ± 0.15 | ± 0.25 | |
| Zero-scale error ⁵ | 12-bit mode | C | E_{ZS} | — | ± 2.0 | — | LSB ³ |
| | 10-bit mode | P | | — | ± 0.25 | ± 1.0 | |
| | 8-bit mode | P | | — | ± 0.65 | ± 1.0 | |
| Full-scale error ⁶ | 12-bit mode | T | E_{FS} | — | ± 2.5 | — | LSB ³ |
| | 10-bit mode | T | | — | ± 0.5 | ± 1.0 | |
| | 8-bit mode | T | | — | ± 0.5 | ± 1.0 | |
| Quantization error | ≤ 12 bit modes | D | E_Q | — | — | ± 0.5 | LSB ³ |
| Input leakage error ⁷ | all modes | D | E_{IL} | $I_{in} * R_{AS}$ | | | mV |
| Temp sensor slope | -40°C– 25°C | D | m | — | 3.266 | — | mV/°C |
| | 25°C– 125°C | | | — | 3.638 | — | |
| Temp sensor voltage | 25°C | D | V_{TEMP25} | — | 1.396 | — | V |

1. Typical values assume $V_{DDA} = 5.0$ V, Temp = 25°C, $f_{ADCK} = 1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization.
3. $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
5. $V_{ADIN} = V_{SSA}$
6. $V_{ADIN} = V_{DDA}$
7. I_{in} = leakage current (refer to DC characteristics)

7.3.2 Analog comparator (ACMP) electricals

Table 17. Comparator electrical specifications

| C | Characteristic | Symbol | Min | Typical | Max | Unit |
|---|---------------------------------------|---------------------|----------------|---------|-----------|---------------|
| D | Supply voltage | V_{DDA} | 2.7 | — | 5.5 | V |
| T | Supply current (Operation mode) | I_{DDA} | — | 10 | 20 | μA |
| D | Analog input voltage | V_{AIN} | $V_{SS} - 0.3$ | — | V_{DDA} | V |
| P | Analog input offset voltage | V_{AIO} | — | — | 40 | mV |
| C | Analog comparator hysteresis (HYST=0) | V_H | — | 15 | 20 | mV |
| C | Analog comparator hysteresis (HYST=1) | V_H | — | 20 | 30 | mV |
| T | Supply current (Off mode) | $I_{DDA\text{OFF}}$ | — | 60 | — | nA |
| C | Propagation Delay | t_D | — | 0.4 | 1 | μs |

7.4 Communication interfaces

7.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted, and 100 pF load on all SPI pins. All timing assumes high drive strength is enabled for SPI output pins.


Table 18. SPI master mode timing

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
|-------|--------------|--------------------------------|--------------------|-----------------------|-------------|----------------------------|
| 1 | f_{op} | Frequency of operation | $f_{Bus}/2048$ | $f_{Bus}/2$ | Hz | f_{Bus} is the bus clock |
| 2 | t_{SPSCK} | SPSCK period | $2 \times t_{Bus}$ | $2048 \times t_{Bus}$ | ns | $t_{Bus} = 1/f_{Bus}$ |
| 3 | t_{Lead} | Enable lead time | 1/2 | — | t_{SPSCK} | — |
| 4 | t_{Lag} | Enable lag time | 1/2 | — | t_{SPSCK} | — |
| 5 | t_{WSPSCK} | Clock (SPSCK) high or low time | $t_{Bus} - 30$ | $1024 \times t_{Bus}$ | ns | — |
| 6 | t_{SU} | Data setup time (inputs) | 15 | — | ns | — |
| 7 | t_{HI} | Data hold time (inputs) | 0 | — | ns | — |
| 8 | t_v | Data valid (after SPSCK edge) | — | 25 | ns | — |
| 9 | t_{HO} | Data hold time (outputs) | 0 | — | ns | — |
| 10 | t_{RI} | Rise time input | — | $t_{Bus} - 25$ | ns | — |

Table continues on the next page...


Table 18. SPI master mode timing (continued)

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
|-------|----------|------------------|------|------|------|---------|
| | t_{FI} | Fall time input | | | | |
| 11 | t_{RO} | Rise time output | — | 25 | ns | — |
| | t_{FO} | Fall time output | | | | |



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=0)



- 1. If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 19. SPI master mode timing (CPHA=1)

Table 19. SPI slave mode timing

| Num. | Symbol | Description | Min. | Max. | Unit | Comment |
|------|--------------|--------------------------------|--------------------|----------------|-----------|---|
| 1 | f_{op} | Frequency of operation | 0 | $f_{BUS}/4$ | Hz | f_{BUS} is the bus clock as defined in . |
| 2 | t_{SPSCK} | SPSCK period | $4 \times t_{BUS}$ | — | ns | $t_{BUS} = 1/f_{BUS}$ |
| 3 | t_{Lead} | Enable lead time | 1 | — | t_{BUS} | — |
| 4 | t_{Lag} | Enable lag time | 1 | — | t_{BUS} | — |
| 5 | t_{WSPSCK} | Clock (SPSCK) high or low time | $t_{BUS} - 30$ | — | ns | — |
| 6 | t_{SU} | Data setup time (inputs) | 15 | — | ns | — |
| 7 | t_{HI} | Data hold time (inputs) | 25 | — | ns | — |
| 8 | t_a | Slave access time | — | t_{BUS} | ns | Time to data active from high-impedance state |
| 9 | t_{dis} | Slave MISO disable time | — | t_{BUS} | ns | Hold time to high-impedance state |
| 10 | t_v | Data valid (after SPSCK edge) | — | 25 | ns | — |
| 11 | t_{HO} | Data hold time (outputs) | 0 | — | ns | — |
| 12 | t_{RI} | Rise time input | — | $t_{BUS} - 25$ | ns | — |
| | t_{FI} | Fall time input | | | | |
| 13 | t_{RO} | Rise time output | — | 25 | ns | — |
| | t_{FO} | Fall time output | | | | |




Figure 20. SPI slave mode timing (CPHA = 0)

Dimensions




Figure 21. SPI slave mode timing (CPHA=1)

7.5 Human-machine interfaces (HMI)

7.5.1 TSI electrical specifications

Table 20. TSI electrical specifications

| Symbol | Description | Min. | Type | Max | Unit |
|-----------|--|------|------|-----|------|
| TSI_RUNF | Fixed power consumption in run mode | — | 100 | — | μA |
| TSI_RUNV | Variable power consumption in run mode (depends on oscillator's current selection) | 1.0 | — | 128 | μA |
| TSI_EN | Power consumption in enable mode | — | 100 | — | μA |
| TSI_DIS | Power consumption in disable mode | — | 1.2 | — | μA |
| TSI_TEN | TSI analog enable time | — | 66 | — | μs |
| TSI_CREF | TSI reference capacitor | — | 1.0 | — | pF |
| TSI_DVOLT | Voltage variation of VP & VM around nominal values | -10 | — | 10 | % |

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| 32-pin LQFP | 98ASH70029A |
| 44-pin LQFP | 98ASS23225W |
| 48-pin LQFP | 98ASH00962A |
| 64-pin QFP | 98ASB42844B |
| 64-pin LQFP | 98ASS23234W |

9 Pinout

9.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 21. Pin availability by package pin-count

| Pin Number | | | | Lowest Priority <-- --> Highest | | | | |
|-------------------|---------|---------|---------|---------------------------------|--------|---------|------------------|-------------------|
| 64-LQFP 64-QFP | 48-LQFP | 44-LQFP | 32-LQFP | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 1 | 1 | 1 | 1 | PTD1 ¹ | KBI1P1 | FTM2CH3 | MOSI1 | — |
| 2 | 2 | 2 | 2 | PTD0 ¹ | KBI1P0 | FTM2CH2 | SPSCK1 | — |
| 3 | — | — | — | PTH7 | — | — | — | — |
| 4 | — | — | — | PTH6 | — | — | — | — |
| 5 | 3 | 3 | — | PTE7 | — | TCLK2 | — | — |
| 6 | 4 | 4 | — | PTH2 | — | BUSOUT | — | — |
| 7 | 5 | 5 | 3 | — | — | — | — | V _{DD} |
| 8 | 6 | 6 | 4 | — | — | — | V _{DDA} | V _{REFH} |
| 9 | 7 | 7 | 5 | — | — | — | V _{SSA} | V _{REFL} |
| 10 | 8 | 8 | 6 | — | — | — | — | V _{SS} |
| 11 | 9 | 9 | 7 | PTB7 | — | SCL | — | EXTAL |
| 12 | 10 | 10 | 8 | PTB6 | — | SDA | — | XTAL |
| 13 | 11 | 11 | — | — | — | — | — | V _{SS} |
| 14 | — | — | — | PTH1 ¹ | — | FTM2CH1 | — | — |
| 15 | — | — | — | PTH0 ¹ | — | FTM2CH0 | — | — |
| 16 | 12 | — | — | PTE6 | — | — | — | — |

Table continues on the next page...

Table 21. Pin availability by package pin-count (continued)

| Pin Number | | | | Lowest Priority <-- --> Highest | | | | |
|-------------------|---------|---------|---------|---------------------------------|------------|------------------|-------|-----------------|
| 64-LQFP 64-QFP | 48-LQFP | 44-LQFP | 32-LQFP | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 17 | 13 | — | — | PTE5 | — | — | — | — |
| 18 | 14 | 12 | 9 | PTB5 ¹ | FTM2CH5 | $\overline{SS0}$ | — | — |
| 19 | 15 | 13 | 10 | PTB4 ¹ | FTM2CH4 | MISO0 | — | — |
| 20 | 16 | 14 | 11 | PTC3 | FTM2CH3 | — | ADP11 | — |
| 21 | 17 | 15 | 12 | PTC2 | FTM2CH2 | — | ADP10 | — |
| 22 | 18 | 16 | — | PTD7 | KBI1P7 | TXD2 | — | — |
| 23 | 19 | 17 | — | PTD6 | KBI1P6 | RXD2 | — | — |
| 24 | 20 | 18 | — | PTD5 | KBI1P5 | — | — | — |
| 25 | 21 | 19 | 13 | PTC1 | — | FTM2CH1 | ADP9 | TSI7 |
| 26 | 22 | 20 | 14 | PTC0 | — | FTM2CH0 | ADP8 | TSI6 |
| 27 | — | — | — | PTF7 | — | — | ADP15 | — |
| 28 | — | — | — | PTF6 | — | — | ADP14 | — |
| 29 | — | — | — | PTF5 | — | — | ADP13 | — |
| 30 | — | — | — | PTF4 | — | — | ADP12 | — |
| 31 | 23 | 21 | 15 | PTB3 | KBI0P7 | MOSI0 | ADP7 | TSI5 |
| 32 | 24 | 22 | 16 | PTB2 | KBI0P6 | SPSCK0 | ADP6 | TSI4 |
| 33 | 25 | 23 | 17 | PTB1 | KBI0P5 | TXD0 | ADP5 | TSI3 |
| 34 | 26 | 24 | 18 | PTB0 | KBI0P4 | RXD0 | ADP4 | TSI2 |
| 35 | — | — | — | PTF3 | — | — | — | TSI15 |
| 36 | — | — | — | PTF2 | — | — | — | TSI14 |
| 37 | 27 | 25 | 19 | PTA7 | FTM2FAULT2 | — | ADP3 | TSI1 |
| 38 | 28 | 26 | 20 | PTA6 | FTM2FAULT1 | — | ADP2 | TSI0 |
| 39 | 29 | — | — | PTE4 | — | — | — | — |
| 40 | 30 | 27 | — | — | — | — | — | V _{SS} |
| 41 | 31 | 28 | — | — | — | — | — | V _{DD} |
| 42 | — | — | — | PTF1 | — | — | — | TSI13 |
| 43 | — | — | — | PTF0 | — | — | — | TSI12 |
| 44 | 32 | 29 | — | PTD4 | KBI1P4 | — | — | — |
| 45 | 33 | 30 | 21 | PTD3 | KBI1P3 | $\overline{SS1}$ | — | TSI11 |
| 46 | 34 | 31 | 22 | PTD2 | KBI1P2 | MISO1 | — | TSI10 |
| 47 | 35 | 32 | 23 | PTA3 ² | KBI0P3 | TXD0 | SCL | — |
| 48 | 36 | 33 | 24 | PTA2 ² | KBI0P2 | RXD0 | SDA | — |
| 49 | 37 | 34 | 25 | PTA1 | KBI0P1 | FTM0CH1 | ACMP1 | ADP1 |
| 50 | 38 | 35 | 26 | PTA0 | KBI0P0 | FTM0CH0 | ACMP0 | ADP0 |
| 51 | 39 | 36 | 27 | PTC7 | — | TxD1 | — | TSI9 |
| 52 | 40 | 37 | 28 | PTC6 | — | RxD1 | — | TSI8 |
| 53 | 41 | — | — | PTE3 | — | $\overline{SS0}$ | — | — |

Table continues on the next page...

Table 21. Pin availability by package pin-count (continued)


| Pin Number | | | | Lowest Priority <-- --> Highest | | | | |
|-------------------|---------|---------|---------|---------------------------------|-------|---------|-------|-------|
| 64-LQFP 64-QFP | 48-LQFP | 44-LQFP | 32-LQFP | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 54 | 42 | 38 | — | PTE2 | — | MISO0 | — | — |
| 55 | — | — | — | PTG3 | — | — | — | — |
| 56 | — | — | — | PTG2 | — | — | — | — |
| 57 | — | — | — | PTG1 | — | — | — | — |
| 58 | — | — | — | PTG0 | — | — | — | — |
| 59 | 43 | 39 | — | PTE1 ¹ | — | MOSI0 | — | — |
| 60 | 44 | 40 | — | PTE0 ¹ | — | SPSCK0 | TCLK1 | — |
| 61 | 45 | 41 | 29 | PTC5 | — | FTM1CH1 | — | — |
| 62 | 46 | 42 | 30 | PTC4 | — | FTM1CH0 | RTCO | — |
| 63 | 47 | 43 | 31 | PTA5 | IRQ | TCLK0 | — | RESET |
| 64 | 48 | 44 | 32 | PTA4 | — | ACMPO | BKGD | MS |

1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

9.2 Device pin assignment



Pins in **bold** are not available on less pin-count packages.
 1. High source/sink current pins
 2. True open drain pins

Figure 22. MC9S08PT60 64-pin QFP and LQFP package





Figure 23. MC9S08PT60 48-pin LQFP package



Pins in **bold** are not available on less pin-count packages.
 1. High source/sink current pins
 2. True open drain pins

Figure 24. MC9S08PT60 44-pin LQFP package




Figure 25. MC9S08PT60 32-pin LQFP package

10 Revision history

The following table provides a revision history for this document.

Table 22. Revision history

| Rev. No. | Date | Substantial Changes |
|----------|---------|--|
| 1 | 10/2011 | Initial public revision. |
| 2 | 11/2011 | <ul style="list-style-type: none"> Updated some TBDs Updated LVD and POR data Updated ADC data Updated SPI data Updated TSI data. |
| 3 | 4/2012 | <ul style="list-style-type: none"> Finished all the TBDs Updated package information |
| 4 | 09/2014 | <ul style="list-style-type: none"> Updated V_{HBM} in ESD handling ratings |

Table continues on the next page...

Table 22. Revision history (continued)

| Rev. No. | Date | Substantial Changes |
|----------|---------|--|
| | | <ul style="list-style-type: none"> Updated V_{DD} and V_{DIO} in Voltage and current operating ratings Updated the specs and figures in DC characteristics Updated Thermal characteristics Updated f_{IO} and the footnote to the $t_{Acquire}$ in External oscillator (XOSC) and ICS characteristics Updated footnote on the $S3I_{DD}$ in Supply current characteristics Updated flash characteristics in NVM specifications Added EMC radiated emissions operating behaviors Updated V_{OH} and V_{OL} in DC characteristics Updated the rating descriptions for t_{Rise} and t_{Fall} in Control timing Updated the assumption for all the timing values in SPI switching specifications Updated the part number format to add new field for new part numbers in Fields. |
| 5 | 06/2015 | <ul style="list-style-type: none"> Corrected the Min. of the t_{extrst} in Control timing Added new section of Thermal operating requirements, Updated Thermal characteristics to remove redundant information. |
| 6 | 09/2019 | <ul style="list-style-type: none"> Added MCU block diagram. Added new section of Orderable part numbers Updated flash characteristics in the NVM specifications Updated $S3I_{DD}$ values in the Supply current characteristics |

How to Reach Us:**Home Page:**nxp.com**Web Support:**nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.



NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2011-2020 NXP B.V.



Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View MC9S08PT60VLC on WIN SOURCE](#)
-  [NXP / Nexperia Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management