



**THE DATASHEET OF
A6833SEP-T**



DABiC-5 32-Bit Serial Input Latched Sink Drivers

Last Time Buy

This part is in production but has been determined to be LAST TIME BUY. This classification indicates that the product is obsolete and notice has been given. Sale of this device is currently restricted to existing customer applications. The device should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available.

Date of status change: November 1, 2010

Deadline for receipt of LAST TIME BUY orders: April 30, 2011

Recommended Substitutions:

For existing customer transition, and for new customers or new applications, contact Allegro Sales.

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

DABiC-5 32-Bit Serial Input Latched Sink Drivers


Features and Benefits

- 3.3 to 5 V logic supply range
- To 10 MHz data input rate
- 30 V minimum output breakdown
- Darlington current-sink outputs
- Low-power CMOS logic and latches
- Schmitt trigger inputs for improved noise immunity

Applications:

- Thermal printheads
- Multiplexed LED displays
- Incandescent lamps

Package: 44-pin PLCC (suffix EP)



Not to scale


Description

Designed to reduce logic supply current, chip size, and system cost, the A6833 integrated circuit offers high-speed operation for thermal printers. These devices can also be used to drive multiplexed LED displays or incandescent lamps within their 125 mA peak output current rating. The combination of bipolar and MOS technologies gives the A6833 smart power IC an interface flexibility beyond the reach of standard buffers and power driver circuits.

This 32-bit drivers have bipolar open-collector NPN Darlington outputs, a CMOS data latch for each of the drivers, a 32-bit CMOS shift register, and CMOS control circuitry. The high-speed CMOS shift registers and latches allow operation with most microprocessor-based systems. Use of these drivers with TTL may require input pull-up resistors to ensure an input logic high. CMOS serial data outputs permit cascading for applications requiring additional drive lines.

The A6833 is supplied in a 44-lead plastic chip carrier (quad pack), intended for surface mounting on solder lands with 0.050 in. (1.27 mm) centers. These devices are lead (Pb) free, with 100% matte tin plated leadframes.

Functional Block Diagram



Selection Guide

Part Number	Packing	Package
A6833SEPTR-T	450 pieces per reel	44-pin PLCC

**Absolute Maximum Ratings**

Characteristic	Symbol	Notes	Rating	Unit
Logic Supply Voltage	V_{DD}		7	V
Input Voltage Range	V_{IN}	Caution: CMOS devices have input-static protection, but are susceptible to damage when exposed to extremely high static-electrical charges.	-0.3 to $V_{DD} + 0.3$	V
Output Voltage	V_{OUT}		30	V
Continuous Output Current	I_{OUT}	Each output	125	mA
Output Current Sink	$I_{OUT(sink)}$		10	mA
Package Power Dissipation	P_D	Derate linearly to 0 W at 150°C	2.5	W
Operating Ambient Temperature	T_A	Range S	-20 to 85	°C
Maximum Junction Temperature	$T_J(max)$		150	°C
Storage Temperature	T_{stg}		-55 to 150	°C

ELECTRICAL CHARACTERISTICS¹ Unless otherwise noted: $T_A = 25^\circ\text{C}$, logic supply operating voltage $V_{dd} = 3.0\text{V}$ to 5.5V

Characteristic	Symbol	Test Conditions	$V_{dd} = 3.3\text{V}$			$V_{dd} = 5\text{V}$			Units
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Output Leakage Current	I_{CEX}	$V_{OUT} = 30\text{V}$	–	–	10	–	–	10	μA
Collector–Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_{OUT} = 50\text{mA}$	–	–	0.7	–	–	0.7	V
		$I_{OUT} = 100\text{mA}$	–	–	1.0	–	–	1.0	V
Input Voltage	$V_{IN(1)}$		2.2	–	–	3.3	–	–	V
	$V_{IN(0)}$		–	–	1.1	–	–	1.7	V
Input Current	$I_{IN(1)}$	$V_{IN} = V_{DD}$	–	< 0.01	1.0	–	< 0.01	1.0	μA
	$I_{IN(0)}$	$V_{IN} = 0\text{V}$	–	< –0.01	–1.0	–	< –0.01	–1.0	μA
Serial Data Output Voltage	$V_{OUT(1)}$	$I_{OUT} = -200\mu\text{A}$	2.8	3.05	–	4.5	4.75	–	V
	$V_{OUT(0)}$	$I_{OUT} = 200\mu\text{A}$	–	0.15	0.3	–	0.15	0.3	V
Maximum Clock Frequency ²	f_c		10	–	–	10	–	–	MHz
Logic Supply Current	$I_{DD(1)}$	One output on, $I_{OUT} = 100\text{mA}$	–	–	2.0	–	–	2.0	mA
	$I_{DD(0)}$	All outputs off	–	–	100	–	–	100	μA
Output Enable-to-Output Delay	$t_{dis(BQ)}$	$V_{CC} = 50\text{V}$, $R_1 = 500\Omega$, $C_1 \leq 30\text{pF}$	–	–	1.0	–	–	1.0	μs
	$t_{en(BQ)}$	$V_{CC} = 50\text{V}$, $R_1 = 500\Omega$, $C_1 \leq 30\text{pF}$	–	–	1.0	–	–	1.0	μs
Strobe-to-Output Delay	$t_{p(STH-QL)}$	$V_{CC} = 50\text{V}$, $R_1 = 500\Omega$, $C_1 \leq 30\text{pF}$	–	–	1.0	–	–	1.0	μs
	$t_{p(STH-QH)}$	$V_{CC} = 50\text{V}$, $R_1 = 500\Omega$, $C_1 \leq 30\text{pF}$	–	–	1.0	–	–	1.0	μs
Output Fall Time	t_f	$V_{CC} = 50\text{V}$, $R_1 = 500\Omega$, $C_1 \leq 30\text{pF}$	–	–	500	–	–	500	ns
Output Rise Time	t_r	$V_{CC} = 50\text{V}$, $R_1 = 500\Omega$, $C_1 \leq 30\text{pF}$	–	–	500	–	–	500	ns
Clock-to-Serial Data Out Delay	$t_{p(CH-SQX)}$	$I_{OUT} = \pm 200\mu\text{A}$	–	50	–	–	50	–	ns

¹Positive (negative) current is defined as conventional current going into (coming out of) the specified device pin.

²Operation at a clock frequency greater than the specified minimum value is possible but not warranted.

Truth Table


Serial Data Input	Clock Input	Shift Register Contents						Serial Data Output	Strobe Input	Latch Contents						Output Enable Input	Output Contents					
		I_1	I_2	I_3	...	I_{N-1}	I_N			I_1	I_2	I_3	...	I_{N-1}	I_N		I_1	I_2	I_3	...	I_{N-1}	I_N
H		H	R_1	R_2	...	R_{N-2}	R_{N-1}	R_{N-1}														
L		L	R_1	R_2	...	R_{N-2}	R_{N-1}	R_{N-1}														
X		R_1	R_2	R_3	...	R_{N-1}	R_N	R_N	L	R_1	R_2	R_3	...	R_{N-1}	R_N							
		X	X	X	...	X	X	X	H	P_1	P_2	P_3	...	P_{N-1}	P_N	H	P_1	P_2	P_3	...	P_{N-1}	P_N
										X	X	X	...	X	X	L	H	H	H	...	H	H

L = Low Logic Level
H = High Logic Level
X = Irrelevant

P = Present State
R = Previous State



Timing Requirements and Specifications
(Logic Levels are V_{DD} and Ground)



Key	Description	Symbol	Time (ns)
A	Data Active Time Before Clock Pulse (Data Set-Up Time)	$t_{su(D)}$	25
B	Data Active Time After Clock Pulse (Data Hold Time)	$t_h(D)$	25
C	Clock Pulse Width	$t_w(CH)$	50
D	Time Between Clock Activation and Strobe	$t_{su(C)}$	100
E	Strobe Pulse Width	$t_w(STH)$	50

NOTE: Timing is representative of a 10 MHz clock. Higher speeds may be attainable; operation at high temperatures will reduce the specified maximum clock frequency.


Serial Data present at the input is transferred to the shift register on the logical 0 to logical 1 transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The


latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be low during serial data entry.

When the OUTPUT ENABLE input is low, the output sink drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input high, the outputs are controlled by the state of their respective latches.


Pin-out Diagram





Typical Input Circuit



Typical Output Driver



Package EP, 44-pin PLCC



For Reference Only
(reference JEDEC MS-018 AC)
Dimensions in millimeters

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown

△ Terminal #1 mark area

Copyright ©2003-2008, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com



Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View A6833SEP-T on WIN SOURCE](#)
- ⊖ [Allegro MicroSystems, LLC Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management