



**THE DATASHEET OF  
BQ25046DQCR**







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ORDERING INFORMATION

PART NUMBER <sup>(1)</sup>	V <sub>OUT(REG)</sub>	V <sub>OVP</sub>	V <sub>VDD3.3</sub>	MARKING
bq25046DQCR	5.0 V	15 V	3.3 V	OFS
bq25046DQCT	5.0 V	15 V	3.3 V	OFS

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX
Input Voltage	IN (with respect to VSS)	-0.3 V	30 V
Output Voltage	OUT, VDD3.3, $\overline{\text{CHG}}$ , $\overline{\text{PG}}$ (with respect to VSS)	-0.3 V	7 V
Input voltage	EN1, EN2, ISET (with respect to VSS)	-0.3 V	7 V
Input Current	IN	1.5 A	
Output Current (Continuous)	OUT	1.5 A	
	VDD3.3	100 mA	
Output Sink Current	$\overline{\text{CHG}}$ , $\overline{\text{PG}}$	15 mA	
Junction temperature, T <sub>J</sub>		-40 °C	150 °C
Storage temperature, T <sub>STG</sub>		-65 °C	150 °C
ESD protection	HBM		2 kV
	CDM		500 V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

### THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		bq25046		UNITS
		DFN		
		10 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	71.9		°C/W
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance	65.2		
$\theta_{JB}$	Junction-to-board thermal resistance	85.2		
$\psi_{JT}$	Junction-to-top characterization parameter	0.6		
$\psi_{JB}$	Junction-to-board characterization parameter	29.6		
$\theta_{JCbott}$	Junction-to-case (bottom) thermal resistance	5.1		

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/zip/Spr9953).

### RECOMMENDED OPERATING CONDITIONS


		MIN	MAX	UNIT
V <sub>IN</sub>	IN voltage range	3.3	26	V
	IN operating voltage range	3.3	9	
I <sub>IN</sub>	Input current, IN pin		1.5	A
I <sub>OUT</sub>	Current, OUT pin		1.5	A
T <sub>J</sub>	Junction Temperature	-40	125	°C
R <sub>ISET</sub>	Current limit programming resistor	470	5360	Ω

## ELECTRICAL CHARACTERISTICS

 Over junction temperature range  $0^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$  and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT</b>						
$V_{UVLO}$	Under-voltage lock-out	$V_{IN}: 0\text{V} \rightarrow 4\text{V}$	3.15	3.30	3.45	V
$V_{HYS-UVLO}$	Hysteresis on UVLO	$V_{IN}: 4\text{V} \rightarrow 0\text{V}$	200	260	320	mV
$V_{OVP}$	Input over-voltage protection threshold	$V_{IN}: 13\text{V} \rightarrow 17\text{V}$	14.5	15.0	15.5	V
$V_{HYS-OVP}$	Hysteresis on OVP	$V_{IN}: 17\text{V} \rightarrow 13\text{V}$		150		mV
$t_{BLK(OVP)}$	Input over-voltage blanking time			115		$\mu\text{s}$
$t_{REC(OVP)}$	Input over-voltage recovery time	Time measured from $V_{IN}: 17\text{V} \rightarrow 13\text{V}$ $1\mu\text{s}$ fall-time to $\text{CHG} = \text{LO}$ , $V_{OUT} = 3.5\text{V}$		500		$\mu\text{s}$
$I_{IN-USB-CL}$	USB input I-Limit 100mA	USB100 programmed by EN1/EN2, $R_{ISET} < 1.1\text{ k}\Omega$	85	91	96	mA
	USB input I-Limit 400mA	USB500 programmed by EN1/EN2, $R_{ISET} < 1.1\text{ k}\Omega$	360	400	440	
<b>ISET SHORT CIRCUIT TEST</b>						
$R_{ISET}$	Continuous Monitor	$R_{ISET}: 500 \geq 200$ , IC latches off after $t_{DGL-SHORT}$	300		460	$\Omega$
$t_{DGL-SHORT}$	Deglintch time transition from ISET to IC latched off			1.5		ms
$I_{LIM-ISET-SHRT}$	Current limit with ISET shorted	ISET = 0V, IC latches off after $t_{DGL-SHORT}$	1.5	1.9	2.2	A
<b>QUIESCENT CURRENT</b>						
$I_{OUT(PDWN)}$	Quiescent current into OUT	$V_{IN} = 0\text{V}$			1	$\mu\text{A}$
$I_{IN(STDBY)}$	Standby current into IN pin	$V_{IN} \leq 10\text{V}$ , EN1=EN2=Hi			400	$\mu\text{A}$
		$V_{IN} < 16\text{V}$ , EN1=EN2=Hi			800	
$I_{CC}$	Active supply current, IN pin	$V_{IN} = 6\text{V}$ , no load on OUT pin, $V_{OUT} > V_{OUT(REG)}$ , IC enabled			3	mA
<b>OUT</b>						
$V_{OUT(REG)}$	Output voltage		4.9	5.0	5.1	V
$I_{OUT}$	Programmed Output current limit range	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}$ , $V_{IN} = 5\text{V}$ , $R_{ISET} = 470$ to $7.5\text{ k}\Omega$ , User Programmable set by EN1/EN2	100		1100	mA
$V_{DO(IN-OUT)}$	$V_{IN} - V_{OUT}$	$V_{IN} = 4.9\text{V}$ and $I_{OUT} = 1\text{ A}$		280	512	mV
$I_{OUT}$	Output current limit formula	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}$ , $V_{IN} = 5\text{V}$ , User Programmable set by EN1/EN2		K <sub>ISET</sub> /R <sub>I</sub> SET		A
$K_{ISET}$	Current limit factor		480	530	580	A $\Omega$
<b>VDD3.3</b>						
$V_{VDD3.3}$	VDD3.3 Output Voltage		3.2	3.3	3.4	V
$I_{VDD3.3(Max)}$	VDD3.3 Maximum Output Current		15			mA
<b>THERMAL REGULATION</b>						
$T_{J(REG)}$	Temperature Regulation Limit		115	125	135	$^{\circ}\text{C}$
$T_{J(OFF)}$	Thermal shutdown temperature			155		$^{\circ}\text{C}$
$T_{J(OFF-HYS)}$	Thermal shutdown hysteresis			20		$^{\circ}\text{C}$
<b>LOGIC LEVELS ON EN1, EN2</b>						
$V_{IL}$	Logic LOW input voltage				0.4	V
$V_{IH}$	Logic HIGH input voltage		1.4			V
$R_{PULLDOWN}$	Pulldown resistor for EN1 and EN2			260		k $\Omega$
<b>LOGIC LEVELS ON CHG AND PG</b>						
$V_{OL}$	Output LOW voltage	$I_{SINK} = 5\text{ mA}$			0.4	V
$I_{IH}$	Leakage current	$V_{CHG} = V_{PG} = 5\text{ V}$		5		$\mu\text{A}$

## PIN CONFIGURATION




## PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
IN	1	I	Input power supply. IN is connected to the external DC supply (AC adapter or USB port) or wireless rectifier. Bypass IN to VSS with at least a 1 $\mu$ F ceramic capacitor for wired applications and 10 $\mu$ F typical for wireless power applications.
ISET	2	I	Current programming input. Connect a resistor from ISET to VSS to program the current limit when the user programmable mode is selected by EN1 and EN2. The resistor range is between 470 $\Omega$ and 5360 $\Omega$ to set the current between 100mA and 1.1A.
VSS	3, 5	–	Ground terminal. Connect to the thermal pad and the ground plane of the circuit.
VDD3.3	4	O	3.3V output. VDD3.3 is regulated to 3.3V and drives up to 15mA. Bypass VDD3.3 to VSS with at least a 0.1 $\mu$ F ceramic capacitor. VDD3.3 is enabled when VIN is above the UVLO voltage.
EN1	6	I	Current Limit Selection inputs. EN1 and EN2 are used to select the current limit and enable/disable the device. See <a href="#">Table 1</a> for current limit settings.
EN2	7	I	
CHG	8	O	IC Enabled output. $\overline{\text{CHG}}$ is pulled to VSS when the bq25046 is enabled. $\overline{\text{CHG}}$ is high impedance when the IC is disabled.
PG	9	O	Power good output. $\overline{\text{PG}}$ is an open-drain output that pulls to VSS when the input power is above the UVLO and below the OVP threshold. $\overline{\text{PG}}$ is high impedance when outside this range.
OUT	10	O	5V LDO output. Connect OUT to the system input. OUT regulates to 5.0V. Bypass OUT to VSS with at least a 1 $\mu$ F ceramic capacitor.
Thermal Pad		–	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.


**Table 1. EN1 and EN2 Input Table**

EN1	EN2	CURRENT LIMIT
Low	Low	100 mA
Low	High	400 mA
High	Low	ISET
High	High	IC Off

**BLOCK DIAGRAM**



## TYPICAL APPLICATION CIRCUIT



## DETAILED FUNCTIONAL DESCRIPTION

### INPUT OVER VOLTAGE PROTECTION

The bq25046 contains an input over voltage protection circuit that disables the OUT output when the input voltage rises above  $V_{OVP}$ . This prevents damage from faulty adapters or open loop rectifiers. The OVP circuitry contains a 150  $\mu$ s deglitch that prevents ringing on the input from line transients from tripping the OVP circuitry falsely. If an adapter with an output greater than  $V_{OVP}$  is plugged in, the IC completes powers up and but does not enable the output. The VDD3.3 output remains on to maintain power and protect the MSP430BQ1010 circuit. The OUT LDO remains disabled until the input voltage falls below  $V_{OVP}$ .

### CURRENT LIMIT (ISET, EN1, EN2)

The current limit is programmed using the EN1, EN2 and ISET inputs. The EN1 and EN2 inputs allow the user to select USB100 mode, USB400 mode, or the user programmable current limit set by ISET. The user programmable current is set by connecting a resistor from ISET to VSS. The value of the resistor is determined by:

$$R_{ISET1} = \frac{K_{ISET}}{I_{LIMIT}} \quad (1)$$

Where  $K_{ISET} = 375$  and the current limit ( $I_{LIMIT}$ ) must be programmed between 100mA and 1.1A.

### 15mA LDO (VDD3.3)

The VDD3.3 output of the bq25046 is a low dropout linear regulator (VDD3.3) that supplies up to 15mA while regulating to  $V_{VDD3.3}$ . The VDD3.3 is active whenever the input voltage is above  $V_{UVLO}$ . It is not affected by the EN1 and EN2 inputs or OVP. The VDD3.3 output is used to power circuitry such as MSP430BQ1010.

## OUT STATUS (/CHG)

The bq25046 contains an open drain  $\overline{\text{CHG}}$  output that indicates when the bq25046 device is enabled.  $\overline{\text{CHG}}$  output is pulled to ground when the input voltage is above UVLO and less than OVP and the device is enabled.  $\overline{\text{CHG}}$  goes high impedance to signal that the OUT output is not available.

Connect  $\overline{\text{CHG}}$  to the required logic level voltage through a 1k $\Omega$  to 100k $\Omega$  resistor to use the signal with a microprocessor. Additionally,  $\overline{\text{CHG}}$  may be used to drive an LED for a visual charging status signal.  $I_{\text{CHG}}$  must be below 15mA.

## UNDER VOLTAGE LOCKOUT

The bq25046 remains in power down mode when the input voltage is below the undervoltage lockout threshold (VUVLO). During this mode, the control inputs ( $\overline{\text{EN1}}$  and  $\overline{\text{EN2}}$ ) are ignored. The FET connected between IN and OUT is off, VDD3.3 is off and the status outputs ( $\overline{\text{CHG}}$  and  $\overline{\text{PG}}$ ) are high impedance. Once the input voltage rises above  $V_{\text{UVLO}}$ , the internal circuitry is turned on and the normal operating procedures are followed.

## Power Good (/PG)

The bq25046 contains a  $\overline{\text{PG}}$  signal that indicates when a valid input source is connected. The  $\overline{\text{PG}}$  output goes low when an input source between  $V_{\text{UVLO}}$  and  $V_{\text{OVP}}$  is connected.  $\overline{\text{PG}}$  transitions after the deglitch times out. The deglitch depends on the state of the bq25046 and the condition. Table 2 shows the deglitch for different conditions.

**Table 2. Deglitch for Different Conditions**

CONDITION	$\overline{\text{PG}}$ Deglitch (Measured from Event to $\overline{\text{PG}}$ High or Low)	
	bq25046 ENABLED	bq25046 DISABLED ( $\overline{\text{EN1}}=\overline{\text{EN2}}=0$ )
Entering OVP ( $V_{\text{IN}} = 5.5 \text{ V} \rightarrow 11 \text{ V}$ )	100 $\mu\text{s}$	0
Leaving OVP ( $V_{\text{IN}} = 11 \text{ V} \rightarrow 5.5 \text{ V}$ )	450 $\mu\text{s}$	500 $\mu\text{s}$
Entering UVLO ( $V_{\text{IN}} = 5.5 \text{ V} \rightarrow 2.5 \text{ V}$ )	0	0
Leaving UVLO ( $V_{\text{IN}} = 2.5 \text{ V} \rightarrow 5.5 \text{ V}$ )	230 $\mu\text{s}$	230 $\mu\text{s}$

$\overline{\text{PG}}$  may be pulled up to any voltage rail less than the maximum rating on the  $\overline{\text{PG}}$  output. Another option is to pull up  $\overline{\text{PG}}$  to the LDO output.

## THERMAL REGULATION AND THERMAL SHUTDOWN

The bq25046 contains a thermal regulation loop that monitors the die temperature continuously. If the temperature exceeds  $T_{\text{J(REG)}}$ , the device automatically reduces the input current limit to prevent the die temperature from increasing further. In some cases, the die temperature continues to rise despite the operation of the thermal loop, particularly under high  $V_{\text{IN}}$  conditions. If the die temperature increases to  $T_{\text{J(OFF)}}$ , the IC is turned off. Once the device die temperature cools by  $T_{\text{J(OFF-HYS)}}$ , the device turns on and returns to thermal regulation. Continuous over-temperature conditions result in the pulsing of the load current. If the junction temperature of the device exceeds  $T_{\text{J(OFF)}}$ , the FET is turned off. The FET is turned back on when the junction temperature falls below  $T_{\text{J(OFF)}} - T_{\text{J(OFF-HYS)}}$ .

Note that these features monitor the die temperature of the bq25046. This is not synonymous with ambient temperature. Self heating exists due to the power dissipated in the IC because of the linear nature of the regulation algorithm.

## APPLICATION INFORMATION




Figure 1. Wireless Power System

## GENERAL OVERVIEW OF A WIRELESS POWER SYSTEM

Figure 1 presents a block diagram of a wireless power system, which consists of a transmitter and receiver. The transmitter consists of an AC-DC power stage, followed by a transmitter coil driver, coil voltage and coil current sensing block, and a wireless power controller (BQ500110). The receiver consists of a receiver coil, rectifier, BQ25046 voltage regulation circuit, and MSP430BQ1010 wireless power controller. The output of the system is the BQ25046 5-V regulated output voltage which is used as a power supply to the charger in a cellular phone or other mobile device. The system shown in Figure 2 implements wireless power transfer via inductive coupling between the transmitter and receiver. In this system the transmitter drives a transmit coil with a frequency between 100 and 200 kHz and the receiver coil, which is in close proximity to the transmitter coil, rectifies the received voltage to power the BQ25046. In addition, the receiver continuously monitors its operating point (coil voltage and coil current) and communicates correction packets to the transmitter via backscatter modulation.

### Utilizing BQ25046 in a Wireless Power System

Figure 2 shows the BQ25046 used in a wireless power receiver solution. In this application a receiver coil connects to a half-synchronous rectifier which includes a rectifier filter capacitor. The rectifier voltage is connected directly to the IN pin of the BQ25046 and the BQ25046 generates a 3.3 V LDO output that is used to power an MSP430BQ1010 wireless power supply controller. The MSP430BQ1010 monitors the rectifier voltage and output current and communicates to the transmitter via the communication modulator to optimize the power delivered to a mobile device. The OUT pin of the BQ25046 delivers 5-V to a mobile device at power levels up to 5W.




Figure 2. bq25046 Used in a Contactless Power Receiver

When used in conjunction with the MSP430BQ1010 wireless power controller, the BQ25046 is an ideal solution for wireless power systems. The key features of the BQ25046 for wireless power include 30-V input protection and 15-V OVP to enable safe operation in the case of a load dump or parasitic magnetic field, 3.3-V LDO that can be connected directly to the MSP430BQ1010, 5-V output regulation voltage can interface to a wide array of mobile devices, integrated current sensing can be used to monitor power usage, and EN1/EN2 control interface provides a simple means to enable and disable BQ25046 and also implement current limiting.

Figure 3 shows typical waveforms for BQ25046 used in the wireless power system shown in Figure 2. In this plot the BQ25046 IN voltage is blue, OUT voltage is red,  $\overline{PG}$  voltage is green, and  $\overline{CHG}$  voltage is magenta. As you can see at the initial ping (i.e., beginning of power transfer) the IN voltage rises to 5 V and then the MSP430BQ1010 begins to communicate to the transmitter via load modulation. After sending several messages to establish communication with the transmitter, the BQ25046 OUT voltage is enabled and then the  $\overline{CHG}$  pin is pulled low. From this point forward the MSP430BQ1010 periodically communicates with the transmitter, and a 5-V regulated DC output voltage is present at the BQ25046 OUT pin.




Figure 3. Power-Up In a Wireless Power Application

Figure 4 shows how the internal current limits on BQ25046 can be used in a wireless power application. If the Disable\_Comm\_limit pin on the MSP430BQ1010 is pulled low, then the USB current limit on the BQ25046 will be enabled during communication. In Figure 4 it can be seen that during every communication packet the BQ25046 EN1 pin is pulled low, which will limit the BQ25046 OUT current to 100mA during communication. In some applications this will improve the robustness of the communication by limiting load modulation due to dynamic loading.




Figure 4. Utilizing Internal bq25046 Current Limit In a Wireless Power Application

If load modulation during communication is not a concern then Disable\_Comm\_lim can be pulled high and the BQ25046 will always deliver full rated current based on the ISET programming resistor. Figure 5 presents an example of a wireless power application where EN1 is always high so that the ISET current limit is always used.




Figure 5. Wireless Power Application in ISET Mode

## SELECTION OF INPUT/OUTPUT CAPACITORS

For wireless power applications a rectifier filter capacitor is required between the IN pin and ground to minimize ripple at the BQ25046 input. For applications with output current greater than 500 mA, a ceramic capacitor of at least 20  $\mu\text{F}$  is required to minimize ripple. In addition, board trace resistance between the IN pin, rectifier capacitor, and ground should be minimized. For wired applications a 1 $\mu\text{F}$  capacitor placed in close proximity between the IN pin and GND is generally sufficient.

The linear regulator in the bq25046 requires a capacitor from OUT to GND for loop stability. Connect a 1 $\mu\text{F}$  ceramic capacitor from OUT to GND close to the pins for best results. More output capacitance may be required to minimize the output droop during large load transients.

The VDD3.3 also requires an output capacitor for loop stability. Connect at least a 1 $\mu\text{F}$  ceramic capacitor from VDD3.3 to GND close to the pins. For improved transient response, this capacitor may be increased.

## THERMAL CONSIDERATIONS

The bq25046 is packaged in a thermally enhanced QFN package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled: *QFN/SON PCB Attachment Application Note (SLUA271)*.

The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for  $\theta_{JA}$  is:

$$\theta_{JA} = \frac{T_J - T_A}{P_D} \quad (2)$$

Where:

$T_J$  = chip junction temperature

$T_A$  = ambient temperature

$P_D$  = device power dissipation

Factors that can greatly influence the measurement and calculation of  $\theta_{JA}$  include:

- Whether or not the device is board mounted
- Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested

The device power dissipation,  $P_D$ , is a function of the current and the voltage drop across the internal PowerFET. It can be calculated from [Equation 3](#):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (3)$$

If the board thermal design is not adequate the programmed current limit may not be achieved under maximum input voltage, as the thermal loop can be active, effectively reducing the current limit to avoid excessive IC junction temperature

## PCB LAYOUT CONSIDERATIONS

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq25046, with short trace runs to both IN, OUT and GND (thermal pad).
- All low-current GND connections should be kept separate from the high-current paths.
- Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The high current paths into IN pin and from the OUT pin must be sized appropriately for the maximum current in order to avoid voltage drops in these traces.
- The bq25046 is packaged in a thermally enhanced QFN package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. Full PCB design guidelines for this package are provided in the application note entitled: *QFN/SON PCB Attachment Application Note* ([SLUA271](#)).

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
BQ25046DQCR	NRND	WSON	DQC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OFS	
BQ25046DQCT	NRND	WSON	DQC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OFS	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25046DQCR	WSON	DQC	10	3000	179.0	8.4	2.3	3.2	1.0	4.0	8.0	Q1
BQ25046DQCT	WSON	DQC	10	250	179.0	8.4	2.3	3.2	1.0	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25046DQCR	WSON	DQC	10	3000	195.0	200.0	45.0
BQ25046DQCT	WSON	DQC	10	250	195.0	200.0	45.0

## GENERIC PACKAGE VIEW

DQC 10

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4209674/B


# DQC0010A



# PACKAGE OUTLINE

## WSO - 0.8mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218281/B 11/2016

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DQC0010A

WSO - 0.8mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE: 30X



NON SOLDER MASK  
DEFINED  
(PREFERRED)

SOLDER MASK  
DEFINED

SOLDER MASK DETAILS

4218281/B 11/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DQC0010A

WSN - 0.8mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:  
86% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE: 30X

4218281/B 11/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View BQ25046DQCR](#) on WIN SOURCE

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management