



## bq2407x Single-Chip Li-Ion Charge and System Power-Path Management IC

### 1 Features

- Small 3.5-mm × 4.5-mm VQFN Package
- Designed for Single-Cell Li-Ion- or Li-Polymer-Based Portable Applications
- Integrated Dynamic Power-Path Management (DPPM) Feature Allowing the AC Adapter to Simultaneously Power the System and Charge the Battery
- Power Supplement Mode Allows Battery to Supplement the AC Input Current
- Autonomous Power Source Selection (AC Adapter or BAT)
- Supports Up to 2 A Total Current
- Thermal Regulation for Charge Control
- Charge Status Outputs for LED or System Interface Indicates Charge and Fault Conditions
- Reverse Current, Short-Circuit, and Thermal Protection
- Power Good Status Outputs
- 4.4-V and 6-V Options for System Output Regulation Voltage

### 2 Applications

- Smart Phones and PDAs
- MP3 Players
- Digital Cameras and Handheld Devices
- Internet Appliances

### 3 Description


The bq24070 and bq24071 are highly integrated Li-ion linear charger and system power-path management devices targeted at space-limited portable applications. The bq2407x devices offer DC supply (AC adapter) power-path management with autonomous power-source selection, power FETs and current sensors, high-accuracy current and voltage regulation, charge status, and charge termination, in a single monolithic device.

The bq2407x devices power the system while independently charging the battery. This feature reduces the charge and discharge cycles on the battery, allows for proper charge termination, and allows the system to run with an absent or defective battery pack. This feature also allows for the system to instantaneously turn on from an external power source in the case of a deeply discharged battery pack. The IC design is focused on supplying continuous power to the system when available from the AC adapter or battery sources.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq24070	VQFN (20)	3.50 mm × 4.50 mm
bq24071		

(1) For all available packages, see the orderable addendum at the end of the datasheet.



(1) See [Figure 2](#) and [Functional Block Diagram](#) for more detailed feature information.

(2) P-FET back gate body diodes are disconnected to prevent body diode conduction.



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.4 Device Functional Modes.....	<b>14</b>
<b>2 Applications</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>20</b>
<b>3 Description</b> .....	<b>1</b>	9.1 Application Information.....	<b>20</b>
<b>4 Revision History</b> .....	<b>2</b>	9.2 Typical Application .....	<b>20</b>
<b>5 Device Comparison Table</b> .....	<b>3</b>	<b>10 Power Supply Recommendations</b> .....	<b>23</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	<b>11 Layout</b> .....	<b>23</b>
<b>7 Specifications</b> .....	<b>4</b>	11.1 Layout Guidelines .....	<b>23</b>
7.1 Absolute Maximum Ratings .....	<b>4</b>	11.2 Layout Example .....	<b>23</b>
7.2 ESD Ratings.....	<b>4</b>	11.3 Thermal Considerations .....	<b>24</b>
7.3 Recommended Operating Conditions.....	<b>4</b>	<b>12 Device and Documentation Support</b> .....	<b>25</b>
7.4 Thermal Information .....	<b>5</b>	12.1 Documentation Support .....	<b>25</b>
7.5 Electrical Characteristics.....	<b>5</b>	12.2 Related Links .....	<b>25</b>
7.6 Typical Characteristics.....	<b>8</b>	12.3 Trademarks .....	<b>25</b>
<b>8 Detailed Description</b> .....	<b>9</b>	12.4 Electrostatic Discharge Caution.....	<b>25</b>
8.1 Overview .....	<b>9</b>	12.5 Glossary .....	<b>25</b>
8.2 Functional Block Diagram .....	<b>10</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>25</b>
8.3 Feature Description.....	<b>11</b>		

## 4 Revision History

### Changes from Revision F (December 2009) to Revision G

**Page**


- Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section ..... **1**

## 5 Device Comparison Table

PART NUMBER <sup>(1)</sup>	T <sub>A</sub>	BATTERY VOLTAGE (V)	OUT PIN	STATUS	PACKAGE MARKING
bq24070	–40°C to 125°C	4.2	Regulated to 4.4 V <sup>(2)</sup>	Production	BRQ
bq24071			Regulated to 6 V		BTR

- (1) This product is RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes. In addition, this product uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.
- (2) If  $IN < V_{O(OUT-REG)}$ , the IN is connected to the OUT pin by a P-FET, (Q1).

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BAT	5, 6	I/O	Battery input and output.
CE	9	I	Chip enable input (active high)
DPPM	13	I	Dynamic power-path management set point (account for scale factor)
GND	19, 20	I	Ground input
IN	4	I	Charge input voltage
ISET1	10	I/O	Charge current set point and precharge and termination set point
ISET2	7	I	Charge current set point for USB port. (High = 500 mA, Low = 100 mA) See half-charge current mode using ISET2.
MODE	8	I	Power source selection input (Low for USB mode current limit)
OUT	15, 16, 17	O	Output terminal to the system
PG	18	O	Power-good status output (open-drain)
STAT1	2	O	Charge status output 1 (open-drain)
STAT2	3	O	Charge status output 2 (open-drain)
TMR	14	I/O	Timer program input programmed by resistor. Disable fast-charge safety timer and termination by tying TMR to V <sub>REF</sub> .
TS	12	I/O	Temperature sense input

### Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
VREF	1	O	Internal reference signal
VSS	11	–	Ground input (the thermal pad on the underside of the package) There is an internal electrical connection between the exposed thermal pad and VSS pin of the device. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed-circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	IN (DC voltage with respect to VSS)	–0.3	18	V
Input voltage	BAT, CE, DPPM, $\overline{PG}$ , Mode, OUT, ISET1, ISET2, STAT1, STAT2, TS, (all DC voltages with respect to VSS)	–0.3	7	
	V <sub>REF</sub> (DC voltage with respect to VSS)	–0.3	V <sub>O(OUT)</sub> + 0.3	
	TMR	–0.3	V <sub>O</sub> + 0.3	
Input current			3.5	A
Output current	OUT		4	
	BAT <sup>(2)</sup>	–4	3.5	
Output source current (in regulation at 3.3-V V <sub>REF</sub> )	V <sub>REF</sub>		30	mA
Output sink current	$\overline{PG}$ , STAT1, STAT2,		15	mA
Junction temperature, T <sub>J</sub>		–40	150	°C
Lead temperature (soldering, 10 s)			300	
Storage temperature, T <sub>stg</sub>		–65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.
- (2) Negative current is defined as current flowing into the BAT pin.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±XXX V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±YYY V may actually have higher performance.

### 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage (V <sub>IN</sub> ) <sup>(1)</sup>	4.35	16	V
I <sub>IN</sub>	Input current		2	A
T <sub>J</sub>	Operating junction temperature range	–40	125	°C

- (1) Verify that power dissipation and junction temperatures are within limits at maximum V<sub>CC</sub>.

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		bq2407x		UNIT
		RHL		
		20 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	40.1		°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	42.0		
R <sub>θJB</sub>	Junction-to-board thermal resistance	16.6		
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.7		
ψ <sub>JB</sub>	Junction-to-board characterization parameter	16.6		
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.2		

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

over junction temperature range (0°C ≤ T<sub>J</sub> ≤ 125°C) and the recommended supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>INPUT BIAS CURRENTS</b>							
I <sub>CC(SPLY)</sub>	Active supply current, VCC	V <sub>VCC</sub> > V <sub>VCC(min)</sub>			1	2	mA
I <sub>CC(SLP)</sub>	Sleep current (current into BAT pin)	V <sub>IN</sub> < V <sub>(BAT)</sub> 2.6 V ≤ V <sub>I(BAT)</sub> ≤ V <sub>O(BAT-REG)</sub> Excludes load on OUT pin			2	5	μA
I <sub>CC(IN-STDBY)</sub>	Input standby current	V <sub>I(IN)</sub> ≤ 6V, Total current into IN pin with chip disabled, Excludes all loads, CE=LOW, after t <sub>(CE-HOLDOFF)</sub> delay				200	
I <sub>CC(BAT-STDBY)</sub>	BAT standby current	Total current into BAT pin with input present and chip disabled; Excludes all loads, CE=LOW, after t <sub>(CE-HOLDOFF)</sub> delay, 0°C ≤ T <sub>J</sub> ≤ 85°C <sup>(1)</sup>			45	65	
I <sub>I(BAT)</sub>	Charge done current, BAT	Charge DONE, input supplying the load			1	5	
<b>OUT PIN-VOLTAGE REGULATION</b>							
V <sub>O(OUT-REG)</sub>	Output regulation voltage	bq24070	V <sub>I(IN)</sub> ≥ 4.4 V + V <sub>DO</sub>		4.4	4.5	V
		bq24071	V <sub>I(IN)</sub> ≥ 6 V + V <sub>DO</sub>		6.0	6.3	
<b>OUT PIN – DPPM REGULATION</b>							
V <sub>(DPPM-SET)</sub>	DPPM set point <sup>(2)</sup>	V <sub>DPPM-SET</sub> < V <sub>OUT</sub>		2.6		3.8	V
I <sub>(DPPM-SET)</sub>	DPPM current source	Input present		95	100	105	μA
SF	DPPM scale factor	V <sub>(DPPM-REG)</sub> = V <sub>(DPPM-SET)</sub> × SF		1.139	1.150	1.162	
<b>OUT PIN – FET (Q1, Q2) DROP-OUT VOLTAGE R<sub>DS(on)</sub></b>							
V <sub>(INDO)</sub>	IN-to-OUT dropout voltage <sup>(3)</sup>	V <sub>I(IN)</sub> ≥ V <sub>CC(min)</sub> , Mode = High, I <sub>I(IN)</sub> = 1 A, (I <sub>O(OUT)</sub> + I <sub>O(BAT)</sub> ), or no input			300	475	mV
V <sub>(BATDO)</sub>	BAT-to-OUT dropout voltage (discharging)	V <sub>I(BAT)</sub> ≥ 3 V, I <sub>I(BAT)</sub> = 1.0 A, V <sub>CC</sub> < V <sub>I(BAT)</sub>			40	100	

(1) This includes the quiescent current for the integrated LDO.

(2) V<sub>(DPPM-SET)</sub> is scaled up by the scale factor for controlling the output voltage V<sub>(DPPM-REG)</sub>.

(3) V<sub>DO(max)</sub>, dropout voltage is a function of the FET, R<sub>DS(on)</sub>, and drain current. The dropout voltage increases proportionally to the increase in current.

## Electrical Characteristics (continued)

 over junction temperature range ( $0^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ) and the recommended supply voltage range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>OUT PIN - BATTERY SUPPLEMENT MODE</b>						
$V_{BSUP1}$	Enter battery supplement mode (battery supplements OUT current in the presence of input source)	$V_{I(BAT)} > 2\text{ V}$	$V_{I(OUT)} \leq V_{I(BAT)} - 60\text{ mV}$		V	
$V_{BSUP2}$	Exit battery supplement mode	$V_{I(BAT)} > 2\text{ V}$		$V_{I(OUT)} \geq V_{I(BAT)} - 20\text{ mV}$		
<b>OUT PIN - SHORT CIRCUIT</b>						
$I_{OSH1}$	BAT to OUT short-circuit recovery	Current source between BAT to OUT for short-circuit recovery to $V_{I(OUT)} \leq V_{I(BAT)} - 200\text{ mV}$		10	mA	
$R_{SHIN}$	IN to OUT short-circuit limit	$V_{I(OUT)} \leq 1\text{ V}$		500	$\Omega$	
<b>BAT PIN CHARGING – PRECHARGE</b>						
$V_{(LOWV)}$	Precharge to fast-charge transition threshold	Voltage on BAT	2.9	3	3.1	V
$T_{DGL(F)}$	Deglintch time for fast-charge to precharge transition <sup>(4)</sup>	$t_{FALL} = 100\text{ ns}$ , 10 mV overdrive, $V_{I(BAT)}$ decreasing below threshold		22.5		ms
$I_{O(PRECHG)}$	Precharge range	$1\text{ V} < V_{I(BAT)} < V_{(LOWV)}$ , $t < t_{(PRECHG)}$ , $I_{O(PRECHG)} = (K_{(SET)} \times V_{(PRECHG)}) / R_{SET}$	10		150	mA
$V_{(PRECHG)}$	Precharge set voltage	$1\text{ V} < V_{I(BAT)} < V_{(LOWV)}$ , $t < t_{(PRECHG)}$	225	250	275	mV
<b>BAT PIN CHARGING - CURRENT REGULATION</b>						
$I_{O(BAT)}$	Battery charge current range <sup>(5)</sup>	$V_{I(BAT)} > V_{(LOWV)}$ , Mode = High $I_{O(BAT)} = (K_{(SET)} \times V_{(SET)}) / R_{SET}$ , $V_{I(OUT)} > V_{O(OUT-REG)} + V_{(DO-MAX)}$	100	1000	1500	mA
$R_{PBAT}$	BAT to OUT pullup	$V_{I(BAT)} < 1\text{ V}$		1000		$\Omega$
$V_{(SET)}$	Battery charge current set voltage <sup>(6)</sup>	Voltage on ISET1, $V_{VCC} \geq 4.35\text{ V}$ , $V_{I(OUT)} - V_{I(BAT)} > V_{(DO-MAX)}$ , $V_{I(BAT)} > V_{(LOWV)}$	2.47	2.50	2.53	V
$K_{(SET)}$	Charge current set factor, BAT	$100\text{ mA} \leq I_{O(BAT)} \leq 1.5\text{ A}$ $10\text{ mA} \leq I_{O(BAT)} \leq 100\text{ mA}$ <sup>(7)</sup>	375	425	450	mA
			300	450	600	
<b>USB MODE INPUT CURRENT LIMIT</b>						
$I_{(USB)}$	USB input port current range	ISET2 = Low ISET2 = High	80 400	90 500	100	mA
<b>BAT PIN CHARGING VOLTAGE REGULATION, <math>V_{O(BAT-REG)} + V_{(DO-MAX)} &lt; V_{CC}</math>, <math>I_{TERM} &lt; I_{BAT(OUT)} \leq 1\text{ A}</math></b>						
$V_{O(BAT-REG)}$	Battery charge voltage			4.2		V
	Battery charge voltage regulation accuracy	$T_A = 25^{\circ}\text{C}$		-0.5%	0.5%	
				-1%	1%	
<b>CHARGE TERMINATION DETECTION</b>						
$I_{(TERM)}$	Charge termination detection range	$V_{I(BAT)} > V_{(RCH)}$ , $I_{(TERM)} = (K_{(SET)} \times V_{(TERM)}) / R_{SET}$	10		150	mA
$V_{(TERM)}$	Charge termination set voltage, measured on ISET1	$V_{I(BAT)} > V_{(RCH)}$ , Mode = High	230	250	270	mV
		$V_{I(BAT)} > V_{(RCH)}$ , Mode = Low	95	100	130	
$T_{DGL(TERM)}$	Deglintch time for termination detection	$t_{FALL} = 100\text{ ns}$ , 10 mV overdrive, $I_{CHG}$ increasing above or decreasing below threshold		22.5		ms
<b>TEMPERATURE SENSE COMPARATORS</b>						
$V_{LTF}$	High voltage threshold	Temp fault at $V(TS) > V_{LTF}$	2.465	2.500	2.535	V
$V_{HTF}$	Low voltage threshold	Temp fault at $V(TS) < V_{HTF}$	0.485	0.500	0.515	V
$I_{TS}$	Temperature sense current source		94	100	106	$\mu\text{A}$
$T_{DGL(TF)}$	Deglintch time for temperature fault detection <sup>(4)</sup>	$R_{(TMR)} = 50\text{ k}\Omega$ , $V_{I(BAT)}$ increasing or decreasing above and below; 100-ns fall time, 10-mv overdrive		22.5		ms

(4) All deglintch periods are a function of the timer setting and is modified in DPPM or thermal regulation modes by the percentages that the program current is reduced.

(5) When input current remains below 2 A, the battery charging current may be raised until the thermal regulation limits the charge current.

(6) For half-charge rate,  $V_{(SET)}$  is  $1.25\text{ V} \pm 25\text{ mV}$ .

(7) Specification is for monitoring charge current through the ISET1 pin during voltage regulation mode, not for a reduced fast-charge level.

## Electrical Characteristics (continued)

over junction temperature range ( $0^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ) and the recommended supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>BATTERY RECHARGE THRESHOLD</b>						
$V_{\text{RCH}}$	Recharge threshold voltage		$V_{\text{O(BAT-REG)}} - 0.075$	$V_{\text{O(BAT-REG)}} - 0.100$	$V_{\text{O(BAT-REG)}} - 0.125$	V
$T_{\text{DGL(RCH)}}$	Deglintch time for recharge detection <sup>(4)</sup>	$R_{\text{(TMR)}} = 50 \text{ k}\Omega$ , $V_{\text{(BAT)}}$ increasing or decreasing below threshold, 100-ns fall time, 10-mv overdrive		22.5		ms
<b>STAT1, STAT2, AND <math>\overline{\text{PG}}</math>, OPEN-DRAIN (OD) OUTPUTS<sup>(8)</sup></b>						
$V_{\text{OL}}$	Low-level output saturation voltage	$I_{\text{OL}} = 5 \text{ mA}$ , An external pullup resistor $\geq 1 \text{ K}$ required.			0.25	V
$I_{\text{LKG}}$	Input leakage current			1	5	$\mu\text{A}$
<b>ISET2, CE INPUTS</b>						
$V_{\text{IL}}$	Low-level input voltage		0		0.4	V
$V_{\text{IH}}$	High-level input voltage		1.4			
$I_{\text{IL}}$	Low-level input current, CE		-1			$\mu\text{A}$
$I_{\text{IH}}$	High-level input current, CE				1	
$I_{\text{IL}}$	Low-level input current, ISET2	$V_{\text{ISET2}} = 0.4 \text{ V}$	-20			
$I_{\text{IH}}$	High-level input current, ISET2	$V_{\text{ISET2}} = V_{\text{CC}}$			40	
$t_{\text{(CE-HLDOFF)}}$	Holdoff time, CE	CE going low only	3.3		6.2	ms
<b>MODE INPUT</b>						
$V_{\text{IL}}$	Low-level input voltage	Falling Hi $\rightarrow$ Low; 280 K $\pm$ 10% applied when low.	0.975	1	1.025	V
$V_{\text{IH}}$	High-level input voltage	Input $R_{\text{Mode}}$ sets external hysteresis	$V_{\text{IL}} + .01$		$V_{\text{IL}} + .024$	V
$I_{\text{IL}}$	Low-level input current, Mode		-1			$\mu\text{A}$
<b>TIMERS</b>						
$K_{\text{(TMR)}}$	Timer set factor	$t_{\text{(CHG)}} = K_{\text{(TMR)}} \times R_{\text{(TMR)}}$	0.313	0.360	0.414	s/ $\Omega$
$R_{\text{(TMR)}}$ <sup>(9)</sup>	External resistor limits		30		100	k $\Omega$
$t_{\text{(PRECHG)}}$	Precharge timer		$0.09 \times t_{\text{(CHG)}}$	$0.10 \times t_{\text{(CHG)}}$	$0.11 \times t_{\text{(CHG)}}$	s
$I_{\text{(FAULT)}}$	Timer fault recovery pullup from OUT to BAT			1		k $\Omega$
<b>CHARGER SLEEP THRESHOLDS (<math>\overline{\text{PG}}</math> THRESHOLDS, LOW <math>\rightarrow</math> POWER GOOD)</b>						
$V_{\text{(SLPENT)}}$ <sup>(10)</sup>	Sleep-mode entry threshold	$V_{\text{(UVLO)}} \leq V_{\text{(BAT)}} \leq V_{\text{O(BAT-REG)}}$ , No $t_{\text{(BOOT-UP)}}$ delay			$V_{\text{CC}} \leq V_{\text{(BAT)}} + 125 \text{ mV}$	V
$V_{\text{(SLPEXIT)}}$ <sup>(10)</sup>	Sleep-mode exit threshold	$V_{\text{(UVLO)}} \leq V_{\text{(BAT)}} \leq V_{\text{O(BAT-REG)}}$ , No $t_{\text{(BOOT-UP)}}$ delay		$V_{\text{CC}} \geq V_{\text{(BAT)}} + 190 \text{ mV}$		
$t_{\text{(DEGL)}}$	Deglintch time for sleep mode <sup>(11)</sup>	$R_{\text{(TMR)}} = 50 \text{ k}\Omega$ , $V_{\text{(IN)}}$ decreasing below threshold, 100-ns fall time, 10-mv overdrive		22.5		ms
<b>START-UP CONTROL BOOT-UP</b>						
$t_{\text{(BOOT-UP)}}$	Boot-up time	On the first application of input with Mode Low	120	150	180	ms

(8) See Charger Sleep mode for  $\overline{\text{PG}}$  ( $V_{\text{CC}} = V_{\text{IN}}$ ) specifications.

(9) To disable the fast-charge safety timer and charge termination, tie TMR to the  $V_{\text{REF}}$  pin. Tying the TMR pin high changes the timing resistor from the external value to an internal  $50 \text{ k}\Omega \pm 25\%$ , which can add an additional tolerance to any timed specification. The TMR pin normally regulates to 2.5 V when the charge current is not restricted by the DPPM or thermal feedback loops. If these loops become active, the TMR pin voltage will be reduced proportionally to the reduction in charge current and the clock frequency will be reduced by the same percentage (timed durations will count down slower, extending their time). The TMR pin is clamped at 0.80 V, for a maximum time extension of  $2.5 \text{ V} \div 0.8 \text{ V} \times 100 = 310\%$ .

(10) The IC is considered in sleep mode when IN is absent ( $\overline{\text{PG}} = \text{OPEN DRAIN}$ ).

(11) Does not declare sleep mode until after the deglintch time and implement the needed power transfer immediately according to the switching specification.

## Electrical Characteristics (continued)

over junction temperature range ( $0^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ) and the recommended supply voltage range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
<b>SWITCHING POWER SOURCE TIMING</b>							
$t_{\text{SW-BAT}}$	Switching power source from input to battery	When input applied. Measure from: [PG: Lo → Hi to $I_{(IN)} > 5 \text{ mA}$ ], $I_{(OUT)} = 100 \text{ mA}$ , $R_{\text{TRM}} = 50 \text{ K}$			50	$\mu\text{s}$	
<b>THERMAL SHUTDOWN REGULATION<sup>(12)</sup></b>							
$T_{(\text{SHUTDOWN})}$	Temperature trip	$T_J$ (Q1 and Q3 only)		155	$^{\circ}\text{C}$		
	Thermal hysteresis	$T_J$ (Q1 and Q3 only)		30			
$T_{J(\text{REG})}$	Temperature regulation limit	$T_J$ (Q2)		115		135	
<b>UVLO</b>							
$V_{(\text{UVLO})}$	Undervoltage lockout	Decreasing $V_{\text{CC}}$		2.45	2.50	2.65	V
	Hysteresis			27		mV	
<b><math>V_{\text{REF}}</math> OUTPUT</b>							
$V_{O(\text{VREF})}$	Output regulation voltage	Active only if IN or USB is present, $V_{I(\text{OUT})} \geq V_{O(\text{VREF})} + (I_{O(\text{VREF})} \times R_{\text{DS(on)}})$		3.3		V	
	Regulation accuracy <sup>(13)</sup>			-5%	5%		
$I_{O(\text{VREF})}$	Output current			20		mA	
$R_{\text{DS(on)}}$	On resistance	OUT to $V_{\text{REF}}$		50		$\Omega$	
$C_{(\text{OUT})}$ <sup>(14)</sup>	Output capacitance			1		$\mu\text{F}$	

(12) Reaching thermal regulation reduces the charging current. Battery supplement current is not restricted by either thermal regulation or shutdown. Input power FETs turn off during thermal shutdown. The battery FET is only protected by a short-circuit limit which typically does not cause a thermal shutdown (input FETs turning off) by itself.

(13) In standby mode (CE low) the accuracy is  $\pm 10\%$ .

(14)  $V_{\text{REF}}$  output capacitor not required, but one with a value of  $0.1 \mu\text{F}$  is recommended.

## 7.6 Typical Characteristics





Figure 1. SIGMA Typical OUT Voltage Regulation, bq24070

## 8 Detailed Description

### 8.1 Overview

The bq2407x device is a highly-integrated Li-ion linear charger and system power-path management device targeted at space-limited portable applications. The bq2407x devices offer DC supply (AC adapter) power-path management with autonomous power-source selection, power FETs and current sensors, high-accuracy current and voltage regulation, charge status, and charge termination, in a single monolithic device.

The bq2407x devices support a precision Li-ion or Li-polymer charging system suitable for single-cell portable devices. See a typical charge profile, application circuits, and an operational flow chart in [Figure 2](#) through [Figure 6](#), respectively.




UDG-04087

**Figure 2. Charge Profile**

The bq2407x devices power the system while independently charging the battery. This feature reduces the charge and discharge cycles on the battery, allows for proper charge termination and allows the system to run with an absent or defective battery pack. This feature also allows for the system to instantaneously turn on from an external power source in the case of a deeply discharged battery pack. The IC design is focused on supplying continuous power to the system when available from the AC adapter or battery sources.

## 8.2 Functional Block Diagram




UDG-04084

## 8.3 Feature Description

### 8.3.1 Power-Path Management

The bq2407x devices power the system while independently charging the battery. This feature reduces the charge and discharge cycles on the battery, allows for proper charge termination, and allows the system to run with an absent or defective battery pack. This feature gives the system priority on input power, allowing the system to power up with a deeply discharged battery pack. This feature works as follows:



**Figure 3. Power-Path Management**

#### 8.3.1.1 Case 1: IN Mode (Mode = High)

##### 8.3.1.1.1 System Power

In this case, the system load is powered directly from the AC adapter through the internal transistor Q1 (see [Figure 3](#)). The output is regulated at 4.4 V (bq24070). If the system load exceeds the capacity of the supply, the output voltage drops down to the voltage of the battery.

##### 8.3.1.1.2 Charge Control

When in IN mode, the battery is charged through switch Q2 based on the charge rate set on the ISET1 input.

##### 8.3.1.1.3 Dynamic Power-Path Management (DPPM)

This feature monitors the output voltage (system voltage) for input power loss due to brown outs, current limiting, or removal of the input supply. If the voltage on the OUT pin drops to a preset value,  $V_{(DPPM)} \times SF$ , due to a limited amount of input current, then the battery charging current is reduced until the output voltage stops dropping. The DPPM control tries to reach a steady-state condition where the system gets its needed current and the battery is charged with the remaining current. No active control limits the current to the system; therefore, if the system demands more current than the input can provide, the output voltage drops just below the battery voltage and Q2 turns on which supplements the input current to the system. DPPM has three main advantages.

1. This feature allows the designer to select a lower power wall adapter, if the average system load is moderate compared to its peak power. For example, if the peak system load is 1.75 A, average system load is 0.5 A and battery fast-charge current is 1.25 A, the total peak demand could be 3 A. With DPPM, a 2-A adaptor could be selected instead of a 3.25-A supply. During the system peak load of 1.75 A and charge load of 1.25 A, the smaller adaptor's voltage drops until the output voltage reaches the DPPM regulation voltage threshold. The charge current is reduced until there is no further drop on the output voltage. The system gets its 1.75-A charge and the battery charge current is reduced from 1.25 A to 0.25 A. When the peak system load drops to 0.5 A, the charge current returns to 1 A and the output voltage returns to its normal value.
2. Using DPPM provides a power savings compared to configurations without DPPM. Without DPPM, if the system current plus charge current exceed the supply's current limit, then the output is pulled down to the battery. Linear chargers dissipate the unused power  $(V_{IN} - V_{OUT}) \times I_{LOAD}$ . The current remains high (at current limit) and the voltage drop is large for maximum power dissipation. With DPPM, the voltage drop is less  $(V_{IN} - V_{(DPPM-REG)})$  to the system which means better efficiency. The efficiency for charging the battery is the same for both cases. The advantages include less power dissipation, lower system temperature, and better overall efficiency.
3. If possible, the DPPM sustains the system voltage no matter what causes it to drop. The DPPM does this by reducing the noncritical charging load while maintaining the maximum power output of the adaptor.

## Feature Description (continued)

The DPPM voltage,  $V_{(DPPM)}$ , is programmed as follows:

$$V_{(DPPM-REG)} = I_{(DPPM)} \times R_{(DPPM)} \times SF$$

where

- $R_{(DPPM)}$  is the external resistor connected between the DPPM and VSS pins
  - $I_{(DPPM)}$  is the internal current source
  - SF is the scale factor as specified in the specification table
- (1)

The safety timer is dynamically adjusted while in DPPM mode. The voltage on the ISET1 pin is directly proportional to the programmed charging current. When the programmed charging current is reduced, due to DPPM, the ISET1 and TMR voltages are reduced and the timer clock is proportionally slowed, extending the safety time. In normal operation  $V(TMR) = 2.5$  V; and, when the clock is slowed,  $V(TMR)$  is reduced. When  $V(TMR) = 1.25$  V, the safety timer has a value close to 2 times the normal operation timer value. See [Figure 10](#) through [Figure 9](#).

### 8.3.1.2 Case 2: USB Mode (Mode = L)

#### 8.3.1.2.1 System Power

In this case, the system load is powered from a USB port through the internal switch Q1 (see [Figure 3](#)). In this case, Q1 regulates the total current to the 100-mA or 500-mA level, as selected on the ISET2 input. The output,  $V_{OUT}$ , is regulated to 4.4 V (bq24070). The power management of the system is responsible for keeping its system load below the USB current level selected (if the battery is critically low or missing). Otherwise, the output drops to the battery voltage; therefore, the system should have a low-power mode for USB power application. The DPPM feature keeps the output from dropping below its programmed threshold, due to the battery charging current, by reducing the charging current.

#### 8.3.1.2.2 Charge Control

When in USB mode, Q1 regulates the input current to the value selected by the ISET2 pin (0.1/0.5 A). The charge current to the battery is set by the ISET1 resistor (typically > 0.5 A). Because the charge current typically is programmed for more current than the USB current limit allows, the output voltage drops to the battery voltage or DPPM voltage, whichever is higher. If the DPPM threshold is reached first, the charge current is reduced until  $V_{OUT}$  stops dropping. If  $V_{OUT}$  drops to the battery voltage, the battery is able to supplement the input current to the system.

#### 8.3.1.2.3 Dynamic Power-Path Management (DPPM)

The theory of operation is the same as described in CASE 1, except that Q1 is restricted to the USB current level selected by the ISET2 pin.

The DPPM voltage,  $V_{(DPPM)}$ , is programmed as follows:

$$V_{(DPPM-REG)} = I_{(DPPM)} \times R_{(DPPM)} \times SF$$

where

- $R_{(DPPM)}$  is the external resistor connected between the DPPM and VSS pins
  - $I_{(DPPM)}$  is the internal current source
  - SF is the scale factor as specified in the specification table
- (2)

#### 8.3.1.2.4 Application Curve Descriptions

Refer to the applications section to view the curves. [Figure 10](#) illustrates DPPM and battery supplement modes as the output current ( $I_{OUT}$ ) is increased; channel 1 (CH1)  $V_{IN}$  (VAC) = 5.4 V; channel 2 (CH2)  $V_{OUT}$ ; channel 3 (CH3)  $I_{OUT} = 0$  to 2.2 A to 0 A; channel 4 (CH4)  $V_{BAT} = 3.5$  V;  $I_{(PGM-CHG)} = 1$  A. The output load is increased from 0 A to approximately 2.2 A and back to 0 A as shown in the bottom waveform. As the  $I_{OUT}$  load reaches 0.5 A, along with the 1-A charge current, the adaptor starts to current limit, the output voltage drops to the DPPM-OUT threshold of 4.26 V. This is DPPM mode. The IN input tracks the output voltage by the dropout voltage of the IN FET. The battery charge current is then adjusted back as necessary to keep the output voltage from falling any

### Feature Description (continued)

further. Once the output load current exceeds the input current, the battery has to supplement the excess current and the output voltage falls just below the battery voltage by the dropout voltage of the battery FET. This is the battery supplement mode. When the output load current is reduced, the operation described is reversed as shown. If the DPPM-OUT voltage was set below the battery voltage, during input current limiting, the output falls directly to the battery's voltage.


Under USB operation, when the loads exceeds the programmed input current thresholds a similar pattern is observed. If the output load exceeds the available USB current, the output instantly goes into the battery supplement mode.

**Figure 8** illustrates when a battery is inserted for power up; channel 1 (CH1)  $V_{IN} = 0\text{ V}$ ; channel 2 (CH2)  $V_{USB} = 0\text{ V}$ ; channel 3 (CH3)  $V_{OUT}$ ; output current,  $I_{OUT} = 0.25\text{ A}$  for  $V_{OUT} > 2\text{ V}$ ; channel 4 (CH4)  $V_{BAT} = 3.5\text{ V}$ ;  $C_{(DPPM)} = 0\text{ pF}$ . When there are no power sources and the battery is inserted, the output tracks the battery voltage if there is no load ( $<10\text{ mA}$  of load) on the output, as shown. If a load is present that keeps the output more than 200 mV below the battery, a short-circuit condition is declared. At this time, the load has to be removed to recover. A capacitor can be placed on the DPPM pin to delay implementing the short-circuit mode and get unrestricted (not limited) current.

**Figure 9** illustrates USB boot up and power-up through USB; channel 1 (CH1)  $V(IN)$  (VAC) = 0 to 5 V; channel 2 (CH2) IN input current (0.2 A/div); Mode = Low; CE = High; ISET2 = High;  $V_{BAT} = 3.85\text{ V}$ ;  $V_{(DPPM)} = 3.0\text{ V}$  ( $V_{(DPPM)} \times 1.15 < V_{BAT}$ , otherwise DPPM mode increases time duration). When a USB source is applied (if IN is not present), the CE pin and ISET2 pin are ignored during the boot-up time and a maximum input current of 100 mA is made available to the OUT or BAT pins. After the boot-up time, the IC implements the CE and ISET2 pins as programmed.

### 8.3.2 Battery Temperature Monitoring

The bq2407x continuously monitors battery temperature by measuring the voltage between the TS and VSS pins. An internal current source provides the bias for most-common 10 kΩ negative-temperature coefficient thermistors (NTC) (see **Figure 4**). The device compares the voltage on the TS pin against the internal  $V_{(LTF)}$  and  $V_{(HTF)}$  thresholds to determine if charging is allowed. Once a temperature outside the  $V_{(LTF)}$  and  $V_{(HTF)}$  thresholds is detected, the device immediately suspends the charge. The device suspends charge by turning off the power FET and holding the timer value (that is, timers are not reset). Charge is resumed when the temperature returns to the normal range. The allowed temperature range for 103AT-type thermistor is 0°C to 45°C. However, the user may increase the range by adding two external resistors. See **Figure 5**.



### 8.3.3 Charge Status Outputs

The open-drain (OD) STAT1 and STAT2 outputs indicate various charger operations as shown in **Table 1**. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates the open-drain transistor is turned off. Note that OFF assumes CE = High.

**Table 1. Status Pins Summary**

CHARGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature), timer fault, and sleep mode	OFF	OFF

### 8.3.4 $\overline{\text{PG}}$ , Outputs (Power Good)

The open-drain pin,  $\overline{\text{PG}}$ , indicates when input power is present, and above the battery voltage. The corresponding output turns ON (low) when exiting sleep mode (input voltage above battery voltage). This output is turned off in the sleep mode (open drain). The  $\overline{\text{PG}}$  pin can be used to drive an LED or communicate to the host processor. Note that OFF indicates the open-drain transistor is turned off.

### 8.3.5 Short-Circuit Recovery

The output can experience two types of short-circuit protection, one associated with the input and one with the battery.

If the output drops below approximately 1 V, an input short-circuit condition is declared and the input FET, Q1 is turned off. To recover from this state, a 500- $\Omega$  pullup resistor from the input is applied (switched) to the output. To recover, the load on the output has to be reduced  $\{R_{\text{load}} > 1 \text{ V} \times 500 \Omega / (V_{\text{in}} - V_{\text{out}})\}$  such that the pullup resistor is able to lift the output voltage above 1 V, for the input FET to be turned back on.

If the output drops 200 mV below the battery voltage, the battery FET, Q2 is considered in short circuit and the battery FET turns off. To recover from this state, there is a 10-mA current source from the battery to the output. Once the output load is reduced, such that the 10-mA current source can pick up the output within 200 mV of the battery, the FET turns back on.

If the *short* is removed, and the minimum system load is still too large  $[R < (V_{\text{Bat}} - 200 \text{ mV}) / 10 \text{ mA}]$ , the short-circuit protection can be temporarily defeated. The battery short-circuit protection can be disabled (recommended only for a short time) if the voltage on the DPPM pin is less than 1 V. Pulsing this pin below 1 V, for a few microseconds, should be enough to recover.

This short-circuit disable feature was implemented mainly for power up when inserting a battery. Because the BAT input voltage rises much faster than the OUT voltage ( $V_{\text{out}} < V_{\text{bat}} - 200 \text{ mV}$ ), with most any capacitive load on the output, the part can get stuck in short-circuit mode. Placing a capacitor between the DPPM pin and ground slows the  $V_{\text{DPPM}}$  rise time, during power up, and delays the short-circuit protection. Too large a capacitance on this pin (too much of a delay) could allow too-high currents if the output was shorted to ground. The recommended capacitance is 1 nF to 10 nF. The  $V_{\text{DPPM}}$  rise time is a function of the 100- $\mu\text{A}$  DPPM current source, the DPPM resistor, and the capacitor added.

### 8.3.6 $V_{\text{REF}}$

The  $V_{\text{REF}}$  is used for internal reference and compensation (3.3 V typ). Additionally, it can be used to disable the safety timer and termination by connecting the TMR to the  $V_{\text{REF}}$  pin. For internal compensation, the  $V_{\text{REF}}$  pin requires a minimum 0.1- $\mu\text{F}$  ceramic capacitor. The  $V_{\text{REF}}$  capacitor should not exceed 1  $\mu\text{F}$ .

## 8.4 Device Functional Modes

### 8.4.1 Sleep Mode - $V(\text{IN}) < V_{\text{I(BAT)}}$

The bq2407x charger circuitry enters the low-power sleep mode if the input is removed from the circuit. This feature prevents draining the battery into the bq2407x during the absence of input supply. Note that in sleep mode, Q2 remains on (that is, battery connected to the OUT pin) in order for the battery to continue supplying power to the system.

## Device Functional Modes (continued)

### 8.4.2 Standby Mode - $V(IN) > V_{I(BAT)}$ and CE (Chip Enable) Pin = Low

The CE (chip enable) digital input is used to disable or enable the IC. A high-level signal on this pin enables the chip, and a low-level signal disables the device and initiates the standby mode. The bq2407x enters the low-power standby mode when the CE input is low with input present. In this suspend mode, internal power FET Q1 (see [Figure 3](#)) is turned off; the battery (BAT pin) is used to power the system through Q2 and the OUT pin. This feature is designed to limit the power drawn from the input supply (such as USB suspend mode).

### 8.4.3 Battery Charge Mode - $V(IN) > V_{I(BAT)}$ , Battery Present, CE pin = High and DPPM Pin Not Floating

#### 8.4.3.1 Autonomus Power Selection and Boot-Up Sequence

The MODE control pin selects the priority of the input sources. If an input source is not available, the battery is selected as the source. With the MODE pin high, the bq2407x charges from the input at the charge rate set by the ISET1 pin. With the MODE pin low, the bq2407x defaults to the USB charging at the charge rate, and the supply current is limited by the ISET2 pin (100 mA for ISET2 = Low, 500 mA for ISET2 = High). This feature allows the use of a single connector (mini-USB cable), where the host programs the MODE pin according to the source that is connected (AC adaptor or USB port). [Table 2](#) summarizes the MODE pin function.

**Table 2. Power Source Selection Function Summary**

MODE STATE	AC ADAPTER	MAXIMUM CHARGE RATE <sup>(1)</sup>	SYSTEM POWER SOURCE	USB BOOT-UP FEATURE
Low	Present	ISET2	USB	Enabled
	Absent	N/A	Battery	Disabled
High	Present	ISET1	IN	Disabled
	Absent	N/A	Battery	Disabled

(1) Battery charge rate is always set by ISET1, but may be reduced by a limited input source (ISET2 USB mode) and  $I_{OUT}$  system load.

With Mode= Low, in order to facilitate the system start-up and USB enumeration, the bq2407x offers a proprietary boot-up sequence. On the first application of power to the bq2407x, this feature enables the 100-mA USB charge rate for a period of approximately 150 ms, ( $t(BOOT-UP)$ ), ignoring the ISET2 and CE inputs setting. At the end of this period, the bq2407x implement CE and ISET2 input settings. See [Figure 9](#).

$V(OUT)$  is regulated to  $V_{O(OUT-REG)}$  as long as the the system load,  $I(SYS)$ , plus the battery charge current,  $I_{O(BAT)}$ , set by ISET1 does not exceed the maximum input current of

$$I_{IN} = 2 \text{ A if MODE is high or}$$

$$I_{IN} \text{ set by ISET2 if MODE is low.}$$

If  $V(OUT)$  drops to the DPPM pin preset value,  $V_{(DPPM)} \times SF$ , due to a limited amount of input current, then the battery charging current is dynamically reduced until the output voltage stops dropping. If the system demands more current than the input can provide, the output voltage drops just below the battery voltage and Q2 turns on which allows the battery to supplement the input current to the system. The DPPM circuitry is explained in detail in [Power-Path Management](#). The following sections explain the battery charge process in detail. Floating the DPPM pin disables battery charging.

8.4.3.2 Charge Control




Figure 6. Charge Control Operational Flow Chart

### 8.4.3.3 Battery Preconditioning

During a charge cycle, if the battery voltage is below the  $V_{(LOWV)}$  threshold, the bq2407x applies a precharge current,  $I_{O(PRECHG)}$ , to the battery. This feature revives deeply discharged cells. The  $R_{SET}$  resistor, connected between the ISET1 and VSS pins, determines the precharge rate. The  $V_{(PRECHG)}$  and  $K_{(SET)}$  parameters are specified in the specifications table. Note that this applies to both IN-mode and USB-mode charging.

$$I_{O(PRECHG)} = \frac{V_{(PRECHG)} \times K_{(SET)}}{R_{SET}} \quad (3)$$

The bq2407x activates a safety timer,  $t_{(PRECHG)}$ , during the conditioning phase. If  $V_{(LOWV)}$  threshold is not reached within the timer period, the bq2407x turns off the charger and enunciates FAULT on the STAT1 and STAT2 pins. The time-out is extended if the charge current is reduced by DPPM or thermal regulation. See the [Timer Fault Recovery](#) section for additional details.

### 8.4.3.4 Battery Charge Current

The bq2407x offers on-chip current regulation with programmable set point. The  $R_{SET}$  resistor, connected between the ISET1 and VSS pins, determines the charge level. The charge level may be reduced to give the system priority on input current (see DPPM). The  $V_{(SET)}$  and  $K_{(SET)}$  parameters are specified in the specifications table.

$$I_{O(OUT)} = \frac{V_{(SET)} \times K_{(SET)}}{R_{SET}} \quad (4)$$

When powered from a USB port, the input current available (0.1 A/0.5 A) is typically less than the programmed (ISET1) charging current, and therefore, the DPPM feature attempts to keep the output from being pulled down by reducing the charging current.

The charge level, during IN mode operation only (Mode = High), can be changed by a factor of 2 by setting the ISET2 pin high (full charge) or low (half charge). The voltage on the ISET1 pin, VSET1, is divided by 2 when in the half constant current charge mode. Note that with Mode low, the ISET2 pin controls only the 0.1 A/0.5 A USB current level.

See [Power-Path Management](#) for additional details.

### 8.4.3.5 Battery Voltage Regulation

The voltage regulation feedback is through the BAT pin. This input is tied directly to the positive side of the battery pack. The bq2407x monitors the battery-pack voltage between the BAT and VSS pins. When the battery voltage rises to the  $V_{O(REG)}$  threshold, the voltage regulation phase begins and the charging current begins to taper down.

If the battery is absent, the BAT pin cycles between charge done ( $V_{O(REG)}$ ) and charging (battery recharge threshold, approximately 4.1 V).

See [Figure 8](#) for power up by battery insertion.

As a safety backup, the bq2407x also monitors the charge time in the charge mode. If charge is not terminated within this time period,  $t_{(CHG)}$ , the bq2407x turns off the charger and enunciates FAULT on the STAT1 and STAT2 pins. See the DPPM operation under Case 1 for information on extending the safety timer during DPPM operation. See the [Timer Fault Recovery](#) section for additional details.

### 8.4.3.6 Temperature Regulation and Thermal Protection

To maximize charge rate, the bq2407x features a junction temperature regulation loop. If the power dissipation of the IC results in a junction temperature greater than the  $T_{J(REG)}$  threshold, the bq2407x throttles back on the charge current to maintain a junction temperature around the  $T_{J(REG)}$  threshold. To avoid false termination, the termination detect function is disabled while in this mode.

The bq2407x also monitors the junction temperature,  $T_J$ , of the die and disconnects the OUT pin from the IN input if  $T_J$  exceeds  $T_{(SHTDWN)}$ . This operation continues until  $T_J$  falls below  $T_{(SHTDWN)}$  by the hysteresis level specified in the specification table.

The battery supplement mode has no thermal protection. The Q2 FET continues to connect the battery to the output (system), if input power is not sufficient; however, a short-circuit protection circuit limits the battery discharge current such that the maximum power dissipation of the part is not exceeded under typical design conditions.

#### 8.4.3.7 Charge Timer Operation

As a safety backup, the bq2407x monitors the charge time in the charge mode. If the termination threshold is not detected within the time period,  $t_{(CHG)}$ , the bq2407x turns off the charger and enunciates FAULT on the STAT1 and STAT2 pins. The resistor connected between the TMR and VSS,  $R_{(TMR)}$ , determines the timer period. The  $K_{(TMR)}$  parameter is specified in the specifications table. In order to disable the charge timer, eliminate  $R_{(TMR)}$ , connect the TMR pin directly to the  $V_{REF}$  pin. Note that this action eliminates the fast-charge safety timer (it does not disable or reset the precharge safety timer), and also clears any timer fault. TMR pin should not be left floating.

$$t_{(CHG)} = K_{(TMR)} \times R_{(TMR)} \quad (5)$$

While in the thermal regulation mode or DPPM mode, the bq2407x dynamically adjusts the timer period in order to provide the additional time needed to fully charge the battery. This proprietary feature is designed to prevent against early or false termination. The maximum charge time in this mode,  $t_{(CHG-TREG)}$ , is calculated by Equation 6.

$$t_{(CHG-TREG)} = \frac{t_{(CHG)} \times V_{(SET)}}{V_{(SET-REG)}} \quad (6)$$

Note that because this adjustment is dynamic and changes as the ambient temperature changes and the charge level changes, the timer clock is adjusted. It is difficult to estimate a total safety time without integrating the above equation over the charge cycle. Therefore, understanding the theory that the safety time is adjusted inversely proportionately with the charge current and the battery is a current-hour rating, the safety time dynamically adjusts appropriately.

The  $V_{(SET)}$  parameter is specified in the specifications table.  $V_{(SET-TREG)}$  is the voltage on the ISET pin during the thermal regulation or DPPM mode and is a function of charge current. (Note that charge current is dynamically adjusted during the thermal regulation or DPPM mode.)

$$V_{(SET-TREG)} = \frac{I_{(OUT)} \times R_{(SET)}}{K_{(SET)}} \quad (7)$$

All deglitch times also adjusted proportionally to  $t_{(CHG-TREG)}$ .

#### 8.4.3.8 Timer Fault Recovery

As shown in Figure 6, bq2407x provides a recovery method to deal with timer fault conditions. The following summarizes this method:

**Condition 1:** Charge voltage above recharge threshold ( $V_{(RCH)}$ ) and time-out fault occurs.

**Recovery Method:** bq2407x waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge, or battery removal. Once the battery falls below the recharge threshold, the bq2407x clears the fault and starts a new charge cycle. A POR or CE toggle also clears the fault.

**Condition 2:** Charge voltage below recharge threshold ( $V_{(RCH)}$ ) and time-out fault occurs.

**Recovery Method:** Under this scenario, the bq2407x applies the  $I_{(FAULT)}$  current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, then the bq2407x disables the  $I_{(FAULT)}$  current and executes the recovery method described for condition 1. Once the battery falls below the recharge threshold, the bq2407x clears the fault and starts a new charge cycle. A POR or CE toggle also clears the fault.

#### 8.4.3.9 Charge Termination and Recharge

The bq2407x monitors the voltage on the ISET1 pin, during voltage regulation, to determine when termination should occur. Termination occurs when the charge current tapers down to either 1/10<sup>th</sup> of the programmed fast charge rate (when the MODE pin is high) or 1/25<sup>th</sup> of the programmed fast charge rate (when the MODE pin is low). Once the termination threshold,  $I_{(TERM)}$ , is detected the bq2407x terminates charge. The  $R_{SET}$  resistor, connected between the ISET1 and VSS pins, programs the fast charge current level and thus the current termination threshold level. The  $V_{(TERM)}$  and  $K_{(SET)}$  parameters are specified in the specifications table. Note that this applies to both IN and USB charging.

$$I_{(TERM)} = \frac{V_{(TERM)} \times K_{(SET)}}{R_{SET}} \quad (8)$$

After charge termination, the bq2407x re-starts the charge once the voltage on the BAT pin falls below the  $V_{(RCH)}$  threshold. This feature keeps the battery at full capacity at all times.

## 9 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Compared to chargers without dynamic power path management (DPPM), this single-cell Lilon battery charger provides instant system power even with a deeply discharged battery. The maximum charge current is set by ISET2 but the input current limit circuitry, controlled by ISET1 and MODE pins or the DPPM circuitry can reduce the charge current from the maximum desired value.

### 9.2 Typical Application



**Figure 7. Typical Application Circuit**

#### 9.2.1 Design Requirements

A bq24070 ( $V_{OUT} = 4.4 V_{reg}$ ) is powered through an AC adaptor with IN input is set for approximately 5.1 V (1.5 A current limit),  $I_{(CHG)} = 1 A$ ,  $V_{(DPPM-SET)} = 3.7 V$ ,  $V_{(DPPM-REG)} = 1.15 \times V_{(DPPM-SET)} = 4.26 V$ , Mode = H, and USB input is not connected. A 103AT thermistor is inside the battery pack. A 6-hour safety time-out is desired.

## Typical Application (continued)

### 9.2.2 Detailed Design Procedure

The minimum required 0.1  $\mu\text{F}$  capacitors are placed on IN and OUT. Additional 10- $\mu\text{F}$  capacitors are included on IN and OUT to improve load transient response. The recommended (but not required) 33- $\mu\text{F}$  capacitor on BAT is added to allow for operation when no battery is attached. A 0.22- $\mu\text{F}$  capacitor is connected between BAT and ISET1 to improve operation at low charge currents.

Rearranging Equation 4 gives  $R_{\text{SET}} = V_{(\text{SET})} \times K_{(\text{SET})} / I_{\text{O}(\text{BAT})} = 2.5 \text{ V} \times 425 / 1 \text{ A} = 1062.5 \Omega \rightarrow 1070 \Omega$ . Per Equation 3, the precharge current is 100 mA and per Equation 8, the termination current is 100 mA. Since MODE is high, in order to prevent the charge current from being reduced by 1/2, ISET2 is tied high.

Rearranging Equation 5 gives  $R_{\text{TMR}} = t_{(\text{CHG})} / K_{(\text{TMR})}$  gives  $6 \text{ hrs} \times 60 \text{ min/hr} \times 60 \text{ s/min} / 0.360 \text{ s}/\Omega = 60 \text{ k}\Omega \rightarrow 60.4 \text{ k}\Omega$

Rearranging Equation 1 gives  $R_{\text{DPPM}} = V_{(\text{DPPM-REG})} / (I_{(\text{DPPM})} \times \text{SF}) = 4.26 \text{ V} / (100 \mu\text{A} \times 1.15) = 37.044 \text{ k}\Omega \rightarrow 37.4 \text{ k}\Omega$ .  $C_{\text{DPPM}}$  of 10 nF was added to prevent the IC from falsely entering short circuit protection at start-up.

Not shown are 1.5-k $\Omega$  resistors and LEDs pulled up to V(IN) from STAT1, STAT2, and  $\overline{\text{PG}}$ .

#### 9.2.2.1 Selecting the Input and Output Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor on the input. A 0.1- $\mu\text{F}$  ceramic capacitor placed in close proximity to the IN to VSS pins works well. In some applications, depending on the power-supply characteristics and cable length, adding an additional 4.7- $\mu\text{F}$  to 10- $\mu\text{F}$  ceramic capacitor to the input might be required.

The bq2407x requires only a small output capacitor for loop stability. A 0.1- $\mu\text{F}$  ceramic capacitor placed between the OUT and VSS pin is typically sufficient. TI recommends installing at least an additional 10- $\mu\text{F}$  ceramic capacitor between OUT and VSS in order to improve load transient response.




TI recommends installing a minimum 33- $\mu\text{F}$  capacitor between the BAT pin and VSS (in parallel with the battery). This configuration ensures proper hot-plug power up with a no-load condition (no system load or battery attached).

$V_{\text{REF}}$  output capacitor with a value of 0.1  $\mu\text{F}$  is required. A 0.22- $\mu\text{F}$  capacitor connected between BAT and ISET1 is recommended to improve operation at low charge currents.

This short-circuit disable feature was implemented mainly for power up when inserting a battery. Because the BAT input voltage rises much faster than the OUT voltage ( $V_{\text{out}} < V_{\text{bat}} - 200 \text{ mV}$ ), with most any capacitive load on the output, the part can get stuck in short-circuit mode. Placing a 1-nF to 100-nF capacitor between the DPPM pin and ground slows the  $V_{\text{DPPM}}$  rise time, during power up, and delays the short-circuit protection.

Typical Application (continued)

9.2.3 Application Curves



## 10 Power Supply Recommendations

A power supply capable of providing VCC between 4.35 V and 16 V and at least 100 mA up to 2 A is required for the IC to operate. For the battery to fully charge, the power supply must be capable of providing at least  $V_{O(BAT-REG)} + V_{(BATDO)}$ . As the input voltage increases, the IC's power dissipation increases. The thermal protection loop of the IC, as explained in [Temperature Regulation and Thermal Protection](#), reduces the input current from the maximum (2 A when MODE = H and either 100 mA or 500 mA per ISET2 if MODE = L) to prevent damage to the IC.

## 11 Layout

### 11.1 Layout Guidelines

- For optimal performance, place the decoupling capacitor from the input terminal to VSS and the output filter capacitor from OUT to VSS as close as possible to the bq2407x, with short trace runs to both signal and VSS pins.
- Keep all low-current VSS connections separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating the small signal ground path and the power ground path.
- The high-current charge paths into IN and from the BAT and OUT pins must be sized appropriately for the maximum charge current to avoid voltage drops in these traces.
- The bq2407x is packaged in a thermally enhanced MLP package. The MLP package includes a QFN thermal pad to provide an effective thermal contact between the device and the printed-circuit board (PCB). For detailed PCB design guidelines for this package, see the [QFN/SON PCB Attachment Application Note \(SLUA271\)](#).

The recommend layout is shown in [Figure 11](#).

### 11.2 Layout Example




Figure 11. Recommended Layout

### 11.3 Thermal Considerations

The bq2407x is packaged in a thermally enhanced MLP package. The package includes a QFN thermal pad to provide an effective thermal contact between the device and the printed-circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled *QFN/SON PCB Attachment* (SLUA271). The power pad should be tied to the VSS plane. The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient).

The mathematical expression for  $\theta_{JA}$  is:

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

where

- $T_J$  = chip junction temperature
- $T_A$  = ambient temperature
- $P$  = device power dissipation

(9)

Factors that can greatly influence the measurement and calculation of  $\theta_{JA}$  include:

- whether or not the device is board mounted
- trace size, composition, thickness, and geometry
- orientation of the device (horizontal or vertical)
- volume of the ambient air surrounding the device under test and airflow
- whether other surfaces are in close proximity to the device being tested

The device power dissipation,  $P$ , is a function of the charge rate and the voltage drop across the internal power FET. It can be calculated from [Equation 10](#):

$$P = [(V_{IN} - V_{OUT}) \times (I_{OUT} + I_{BAT})] + [(V_{OUT} - V_{BAT}) \times (I_{BAT})]$$

(10)

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See [Figure 2](#). Typically the voltage of the Li-ion battery quickly (< 2 V minutes) ramps to approximately 3.5 V, when entering fast charge (1-C charge rate and battery above 3 V). Therefore, it is customary to perform the steady-state thermal design using 3.5 V as the minimum battery voltage because the system board and charging device does not have time to reach a maximum temperature due to the thermal mass of the assembly during the early stages of fast charge. This theory is easily verified by performing a charge cycle on a discharged battery while monitoring the battery voltage and chargers power pad temperature.

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- *QFN/SON PCB Attachment Application Note* ([SLUA271](#))

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 3. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
bq24070	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
bq24071	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 12.3 Trademarks

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24070RHLLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRQ	<a href="#">Samples</a>
BQ24070RHLLT	ACTIVE	VQFN	RHL	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRQ	<a href="#">Samples</a>
BQ24070RHLLTG4	ACTIVE	VQFN	RHL	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRQ	<a href="#">Samples</a>
BQ24071RHLLR	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTR	<a href="#">Samples</a>
BQ24071RHLLT	ACTIVE	VQFN	RHL	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTR	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24070RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24070RHLT	VQFN	RHL	20	250	180.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24071RHLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24071RHLT	VQFN	RHL	20	250	180.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24070RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24070RHLT	VQFN	RHL	20	250	210.0	185.0	35.0
BQ24071RHLR	VQFN	RHL	20	3000	367.0	367.0	35.0
BQ24071RHLT	VQFN	RHL	20	250	210.0	185.0	35.0


## GENERIC PACKAGE VIEW

**RHL 20**

**VQFN - 1 mm max height**

**3.5 x 4.5 mm, 0.5 mm pitch**


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


4205346/L





NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View BQ24070RHLRG4](#) on WIN SOURCE

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management