



**THE DATASHEET OF  
MT41K256M4DA-107:J**



# 1.35V DDR3L SDRAM Addendum

**MT41K256M4 – 32 Meg x 4 x 8 banks**

**MT41K128M8 – 16 Meg x 8 x 8 banks**

**MT41K64M16 – 8 Meg x 16 x 8 banks**

## Description

DDR3L SDRAM (1.35V) is a low voltage version of the DDR3 SDRAM (1.5V). Unless stated otherwise, DDR3L SDRAM meets the functional and timing specifications listed in the equivalent density DDR3 SDRAM data sheet located on [www.micron.com](http://www.micron.com).

## Features

- $V_{DD} = V_{DDQ} = +1.35V$  (1.283V to 1.45V)
- Backward compatible to  $V_{DD} = V_{DDQ} = 1.5V \pm 0.075V$
- Differential bidirectional data strobe
- $8n$ -bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS (READ) latency (CL)
- Programmable CAS additive latency (AL)
- Programmable CAS (WRITE) latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode

- $T_C$  of 0°C to 95°C
  - 64ms, 8192-cycle refresh at 0°C to 85°C
  - 32ms at 85°C to 95°C
- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration

## Options<sup>1</sup>

- Configuration
  - 256 Meg x 4 256M4
  - 128 Meg x 8 128M8
  - 64 Meg x 16 64M16
- FBGA package (Pb-free) – x4, x8
  - 78-ball FBGA (8mm x 11.5mm) Rev. F, G JP
- FBGA package (Pb-free) – x16
  - 96-ball FBGA (8mm x 14mm) Rev. G JT
- Timing – cycle time
  - 1.25ns @ CL = 11 (DDR3-1600) -125
  - 1.5ns @ CL = 9 (DDR3-1333) -15E
- Revision :F, :G

## Marking

Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on <http://www.micron.com> for available offerings.

**Table 1: Key Timing Parameters**

Speed Grade	Data Rate (MT/s)	Target <sup>t</sup> RCD- <sup>t</sup> RP-CL (ns)	<sup>t</sup> RCD (ns)	<sup>t</sup> RP (ns)	CL (ns)
-125 <sup>1</sup>	1600	11-11-11	13.75	13.75	13.75
-15E <sup>1</sup>	1333	9-9-9	13.5	13.5	13.5
-187E	1066	7-7-7	13.1	13.1	13.1

Note: 1. Backward compatible to 1066, CL = 7 (-187E).

**Table 2: Addressing**

Parameter	256 Meg x 4	128 Meg x 8	64 Meg x 16
Configuration	32 Meg x 4 x 8 banks	16 Meg x 8 x 8 banks	4 Meg x 16 x 8 banks
Refresh count	8K	8K	8K
Row address	16K A[13:0]	16K A[13:0]	8K A[12:0]



**Table 2: Addressing (Continued)**

<b>Parameter</b>	<b>256 Meg x 4</b>	<b>128 Meg x 8</b>	<b>64 Meg x 16</b>
Bank address	8 BA[2:0]	8 BA[2:0]	8 BA[2:0]
Column address	2K A[11, 9:0]	1K A[9:0]	1K A[9:0]
Page Size	1KB	1KB	2KB


## Ball Assignments and Descriptions

Figure 1: 78-Ball FBGA – x4, x8 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
A	V <sub>SS</sub>	V <sub>DD</sub>	NC				NF, NF/TDQS#	V <sub>SS</sub>	V <sub>DD</sub>
B	V <sub>SS</sub>	V <sub>SSQ</sub>	DQ0				DM, DM/TDQS	V <sub>SSQ</sub>	V <sub>DDQ</sub>
C	V <sub>DDQ</sub>	DQ2	DQ5				DQ1	DQ3	V <sub>SSQ</sub>
D	V <sub>SSQ</sub>	NF, DQ6	DQ5#				V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SSQ</sub>
E	V <sub>REFDQ</sub>	V <sub>DDQ</sub>	NF, DQ4				NF, DQ7	NF, DQ5	V <sub>DDQ</sub>
F	NC	V <sub>SS</sub>	RAS#				CK	V <sub>SS</sub>	NC
G	ODT	V <sub>DD</sub>	CAS#				CK#	V <sub>DD</sub>	CKE
H	NC	CS#	WE#				A10/AP	ZQ	NC
J	V <sub>SS</sub>	BA0	BA2				NC	V <sub>REFCA</sub>	V <sub>SS</sub>
K	V <sub>DD</sub>	A3	A0				A12/BC#	BA1	V <sub>DD</sub>
L	V <sub>SS</sub>	A5	A2				A1	A4	V <sub>SS</sub>
M	V <sub>DD</sub>	A7	A9				A11	A6	V <sub>DD</sub>
N	V <sub>SS</sub>	RESET#	A13				NC	A8	V <sub>SS</sub>

- Notes:
- Ball descriptions listed in Table 3 (page 5) are listed as x4, x8 if unique; otherwise, x4 and x8 are the same.
  - A comma separates the configuration; a slash defines a selectable function.  
Example: D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).

**Figure 2: 96-Ball FBGA – x16 Ball Assignments (Top View)**



- Notes:
- Ball descriptions listed in Table 3 (page 5) are listed as x16.
  - A comma separates the configuration; a slash defines a selectable function.

**Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions**

Symbol	Type	Description
A[9:0], A10/AP, A11, A12/BC#, A13	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to $V_{REFCA}$ . A12/BC#: when enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4 burst chop).
BA[2:0]	Input	<b>Bank address inputs:</b> BA[2:0] define to which bank an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to $V_{REFCA}$ .
CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle) or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to $V_{REFCA}$ .
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to $V_{REFCA}$ .
DM	Input	<b>Input data mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to $V_{REFDQ}$ . DM has an optional use as TDQS on the x8 device.
ODT	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to $V_{REFCA}$ .
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to $V_{REFCA}$ .
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{SS}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$ . RESET# assertion and de-assertion are asynchronous.
DQ[3:0]	I/O	<b>Data input/output:</b> Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to $V_{REFDQ}$ .

**Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions (Continued)**

Symbol	Type	Description
DQ[7:0]	I/O	<b>Data input/output:</b> Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to $V_{REFDQ}$ .
DQS, DQS#	I/O	<b>Data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
TDQS, TDQS#	I/O	<b>Termination data strobe:</b> Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
$V_{DD}$	Supply	<b>Power supply:</b> 1.35V, 1.2825V to 1.45V operational; compatible with 1.5V operation.
$V_{DDQ}$	Supply	<b>DQ power supply:</b> 1.35V, 1.2825V to 1.45V operational; compatible with 1.5V operation.
$V_{REFCA}$	Supply	<b>Reference voltage for control, command, and address:</b> $V_{REFCA}$ must be maintained at all times (including self refresh) for proper device operation.
$V_{REFDQ}$	Supply	<b>Reference voltage for data:</b> $V_{REFDQ}$ must be maintained at all times (including self refresh) for proper device operation.
$V_{SS}$	Supply	Ground.
$V_{SSQ}$	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
ZQ	Reference	<b>External reference ball for output drive calibration:</b> This ball is tied to an external 240Ω resistor (RZQ), which is tied to $V_{SSQ}$ .
NC	–	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	–	<b>No function:</b> When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].

**Table 4: 96-Ball FBGA – x16 Ball Descriptions**


Symbol	Type	Description
A[9:0], A10/AP, A11, A12/BC#	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to $V_{REFCA}$ . A12/BC#: when enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4).
BA[2:0]	Input	<b>Bank address inputs:</b> BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to $V_{REFCA}$ .
CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle) or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to $V_{REFCA}$ .
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to $V_{REFCA}$ .
LDM	Input	<b>Input data mask:</b> LDM is a lower byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to $V_{REFDQ}$ .
ODT	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM/TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to $V_{REFCA}$ .
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to $V_{REFCA}$ .
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{SS}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$ . RESET# assertion and de-assertion are asynchronous.

**Table 4: 96-Ball FBGA – x16 Ball Descriptions (Continued)**

Symbol	Type	Description
UDM	Input	<b>Input data mask:</b> UDM is an upper-byte, input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to $V_{REFDQ}$ .
DQ[7:0]	I/O	<b>Data input/output:</b> Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to $V_{REFDQ}$ .
DQ[15:8]	I/O	<b>Data input/output:</b> Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to $V_{REFDQ}$ .
LDQS, LDQS#	I/O	<b>Lower byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
UDQS, UDQS#	I/O	<b>Upper byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
$V_{DD}$	Supply	<b>Power supply:</b> 1.35V, 1.2825V to 1.45V.
$V_{DDQ}$	Supply	<b>DQ power supply:</b> 1.35V, 1.2825V to 1.45V.
$V_{REFCA}$	Supply	<b>Reference voltage for control, command, and address:</b> $V_{REFCA}$ must be maintained at all times (including self refresh) for proper device operation.
$V_{REFDQ}$	Supply	<b>Reference voltage for data:</b> $V_{REFDQ}$ must be maintained at all times (excluding self refresh) for proper device operation.
$V_{SS}$	Supply	Ground.
$V_{SSQ}$	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
ZQ	Reference	<b>External reference ball for output drive calibration:</b> This ball is tied to an external 240Ω resistor (RZQ), which is tied to $V_{SSQ}$ .
NC	–	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).


## Package Dimensions

Figure 3: 78-Ball FBGA – x4, x8; (JP)



Note: 1. All dimensions are in millimeters.

**Figure 4: 96-Ball FBGA – x16 (JT)**



Note: 1. All dimensions are in millimeters.



## Electrical Characteristics – I<sub>DD</sub> Specifications

Table 5: I<sub>DD</sub> Maximum Limits – Rev. F

Speed Bin		DDR3L-1066	DDR3L-1333	Units
I <sub>DD</sub>	Width			
I <sub>DD0</sub>	x4	65	75	mA
	x8	85	95	mA
I <sub>DD1</sub>	x4	80	90	mA
	x8	100	110	mA
I <sub>DD2P0</sub>	All	8	10	mA
I <sub>DD2P1</sub>	All	25	30	mA
I <sub>DD2Q</sub>	All	45	55	mA
I <sub>DD2N</sub>	All	45	55	mA
I <sub>DD2NT</sub>	All	65	75	mA
I <sub>DD3P</sub>	All	30	37	mA
I <sub>DD3N</sub>	x4, x8	50	60	mA
I <sub>DD4R</sub>	x4	120	145	mA
	x8	120	145	mA
I <sub>DD4W</sub>	x4	120	145	mA
	x8	120	145	mA
I <sub>DD5B</sub>	All	175	185	mA
I <sub>DD6</sub>	All	6	6	mA
I <sub>DD6ET</sub>	All	9	9	mA
I <sub>DD7</sub>	x4	230	300	mA
	x8	290	360	mA
I <sub>DD8</sub>	All	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	mA



**Table 6: I<sub>DD</sub> Maximum Limits – Die Rev G**

Speed Bin		DDR3-1066	DDR3-1333	DDR3-1600	Unit
I <sub>DD</sub>	Width				
I <sub>DD0</sub>	x4	65	70	75	mA
	x8	65	70	75	mA
	x16	80	85	90	mA
I <sub>DD1</sub>	x4	80	85	90	mA
	x8	80	85	90	mA
	x16	110	115	120	mA
I <sub>DD2P0</sub> (Slow)	All	12	12	12	mA
I <sub>DD2P1</sub> (Fast)	All	25	30	35	mA
I <sub>DD2Q</sub>	All	40	45	45	mA
I <sub>DD2N</sub>	All	40	45	45	mA
I <sub>DD2NT</sub>	x4, x8	50	50	55	mA
	x16	60	65	70	mA
I <sub>DD3P</sub>	All	30	35	35	mA
I <sub>DD3N</sub>	x4, x8	40	45	45	mA
	x16	50	50	50	mA
I <sub>DD4R</sub>	x4	110	130	145	mA
	x8	110	130	145	mA
	x16	150	175	200	mA
I <sub>DD4W</sub>	x4	115	135	150	mA
	x8	115	135	150	mA
	x16	165	190	215	mA
I <sub>DD5B</sub>	All	165	170	175	mA
I <sub>DD6</sub>	All	8	8	8	mA
I <sub>DD6ET</sub>	All	10	10	10	mA
I <sub>DD7</sub>	x4	200	245	250	mA
	x8	200	245	250	mA
	x16	250	275	310	mA
I <sub>DD8</sub>	All	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	mA

## Electrical Specifications

**Table 7: Input/Output Capacitance**

Gray-shaded cells have the same values as those in the 1.5V DDR3 data sheet

Capacitance Parameters	Symbol	DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Single-end I/O: DQ, DM	$C_{IO}$	1.5	2.5	1.5	2.5	1.5	2.3	1.5	2.3	pF
Differential I/O: DQS, DQS#, TDQS, TDQS#	$C_{IO}$	1.5	2.5	1.5	2.5	1.5	2.3	1.5	2.3	pF
Inputs (CTRL, CMD, ADDR)	$C_I$	0.75	1.3	0.75	1.3	0.75	1.3	0.75	1.3	pF

**Table 8: DC Electrical Characteristics and Operating Conditions – 1.35V Operation**

All voltages are referenced to  $V_{SS}$

Parameter/Condition	Symbol	Min	Nom	Max	Units	Notes
Supply voltage	$V_{DD}$	1.283	1.35	1.45	V	1, 2, 3, 4
I/O supply voltage	$V_{DDQ}$	1.283	1.35	1.45	V	1, 2, 3, 4

- Notes:
1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of  $V_{DD}/V_{DDQ}(t)$  over a very long period of time (e.g., 1 sec).
  2. If the maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
  3. Under these supply voltages, the device operates to this DDR3L specification.
  4. Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while  $V_{DD}$  and  $V_{DDQ}$  are changed for DDR3 operation (see Figure 5 (page 21)).

**Table 9: DC Electrical Characteristics and Operating Conditions – 1.5V Operation**

All voltages are referenced to  $V_{SS}$

Parameter/Condition	Symbol	Min	Nom	Max	Units	Notes
Supply voltage	$V_{DD}$	1.425	1.5	1.575	V	1, 2, 3
I/O supply voltage	$V_{DDQ}$	1.425	1.5	1.575	V	1, 2, 3

- Notes:
1. If the minimum limit is exceeded, input levels shall be governed by DDR3L specifications.
  2. Under 1.5V operation, this DDR3L device operates in accordance with the DDR3 specifications under the same speed timings as defined for this device.
  3. Once initialized for DDR3 operation, DDR3L operation may only be used if the device is in reset while  $V_{DD}$  and  $V_{DDQ}$  are changed for DDR3L operation (see Figure 5 (page 21)).

**Table 10: Input Switching Conditions – Command and Address**

Parameter/Condition	Symbol	DDR3L-800/1066	DDR3L-1333/1600	Units
Input high AC voltage: Logic 1	$V_{IH(AC160)min}$	160	160	mV
Input high AC voltage: Logic 1	$V_{IH(AC135)min}$	135	135	mV
Input high DC voltage: Logic 1	$V_{IH(DC90)min}$	90	90	mV
Input low AC voltage: Logic 0	$V_{IL(AC160)min}$	-160	-160	mV
Input low AC voltage: Logic 0	$V_{IL(AC135)min}$	-135	-135	mV



**Table 10: Input Switching Conditions – Command and Address (Continued)**

Parameter/Condition	Symbol	DDR3L-800/1066	DDR3L-1333/1600	Units
Input low DC voltage: Logic 0	$V_{IL(DC90)min}$	-90	-90	mV

**Table 11: Input Switching Conditions – DQ and DM**

Parameter/Condition	Symbol	DDR3L-800/1066	DDR3L-1333/1600	Units
Input high AC voltage: Logic 1	$V_{IH(AC160)min}$	160	-	mV
Input high AC voltage: Logic 1	$V_{IH(AC135)min}$	135	135	mV
Input high DC voltage: Logic 1	$V_{IH(DC90)min}$	90	90	mV
Input low AC voltage: Logic 0	$V_{IL(AC160)min}$	-160	-	mV
Input low AC voltage: Logic 0	$V_{IL(AC135)min}$	-135	-135	mV
Input low DC voltage: Logic 0	$V_{IL(DC90)min}$	-90	-90	mV

**Table 12: Differential Input Operating Conditions (CK, CK# and DQS, DQS#)**

Parameter/Condition	Symbol	Min	Max	Units
Differential input logic high – slew	$V_{IH,diff(AC)slew}$	180	N/A	mV
Differential input logic low – slew	$V_{IL,diff(AC)slew}$	N/A	-180	mV
Differential input logic high	$V_{IH,diff(AC)}$	$2 \times (V_{IH(AC)} - V_{REF})$	$V_{DD}/V_{DDQ}$	mV
Differential input logic low	$V_{IL,diff(AC)}$	$V_{SS}/V_{SSQ}$	$2 \times (V_{REF} - V_{IL(AC)})$	mV
Single-ended high level for strobes	$V_{SEH}$	$V_{DDQ}/2 + 160$	$V_{DDQ}$	mV
Single-ended high level for CK, CK#		$V_{DD}/2 + 160$	$V_{DD}$	mV
Single-ended low level for strobes	$V_{SEL}$	$V_{SSQ}$	$V_{DDQ}/2 - 160$	mV
Single-ended low level for CK, CK#		$V_{SS}$	$V_{DD}/2 - 160$	mV

**Table 13: Required Time  $t_{DVAC}$  for CK/CK#, DQS/DQS# Differential for AC Ringback**

Slew Rate (V/ns)	$t_{DVAC}$ at 320mV (ps)	$t_{DVAC}$ at 270mV (ps)
>4.0	70	209
4.0	53	198
3.0	47	194
2.0	35	186
1.8	31	184
1.6	26	181
1.4	20	177
1.2	12	171
1.0	0	164
<1.0	0	164

**Table 14: R<sub>TT</sub> Effective Impedance**

Gray-shaded cells have the same values as those in the 1.5V DDR3 data sheet

MR1 [9, 6, 2]	R <sub>TT</sub>	Resistor	V <sub>OUT</sub>	Min	Nom	Max	Units
0, 1, 0	120Ω	R <sub>TT,120PD240</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /1
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /1
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /1
		R <sub>TT,120PU240</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /1
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /1
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /1
	120Ω		V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	R <sub>ZQ</sub> /2
0, 0, 1	60Ω	R <sub>TT,60PD120</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /2
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /2
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /2
		R <sub>TT,60PU120</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /2
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /2
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /2
	60Ω		V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	R <sub>ZQ</sub> /4
0, 1, 1	40Ω	R <sub>TT,40PD80</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /3
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /3
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /3
		R <sub>TT,40PU80</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /3
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /3
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /3
	40Ω		V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	R <sub>ZQ</sub> /6
1, 0, 1	30Ω	R <sub>TT,30PD60</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /4
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /4
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /4
		R <sub>TT,30PU60</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /4
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /4
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /4
	30Ω		V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	R <sub>ZQ</sub> /8
1, 0, 0	20Ω	R <sub>TT,20PD40</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /6
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /6
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /6
		R <sub>TT,20PU40</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	R <sub>ZQ</sub> /6
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	R <sub>ZQ</sub> /6
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	R <sub>ZQ</sub> /6
	20Ω		V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	R <sub>ZQ</sub> /12

**Table 15: Reference Settings for ODT Timing Measurements**

Gray-shaded cells have the same values as those in the 1.5V DDR3 data sheet

Measured Parameter	$R_{TT,nom}$ Setting	$R_{TT(WR)}$ Setting	$V_{SW1}$	$V_{SW2}$
$t_{AON}$	$R_{ZQ}/4$ (60 $\Omega$ )	N/A	50mV	100mv
	$R_{ZQ}/12$ (20 $\Omega$ )	N/A	100mV	200mV
$t_{AOF}$	$R_{ZQ}/4$ (60 $\Omega$ )	N/A	50mV	100mv
	$R_{ZQ}/12$ (20 $\Omega$ )	N/A	100mV	200mV
$t_{AONPD}$	$R_{ZQ}/4$ (60 $\Omega$ )	N/A	50mV	100mv
	$R_{ZQ}/12$ (20 $\Omega$ )	N/A	100mV	200mV
$t_{AOFPD}$	$R_{ZQ}/4$ (60 $\Omega$ )	N/A	50mV	100mv
	$R_{ZQ}/12$ (20 $\Omega$ )	N/A	100mV	200mV
$t_{ADC}$	$R_{ZQ}/12$ (20 $\Omega$ )	$R_{ZQ}/2$ (20 $\Omega$ )	200mV	250mV

**Table 16: 34 $\Omega$  Driver Impedance Characteristics**

Gray-shaded cells have the same values as those in the 1.5V DDR3 data sheet

MR1 [5, 1]	$R_{ON}$	Resistor	$V_{OUT}$	Min	Nom	Max <sup>1</sup>	Units
0, 1	34.3 $\Omega$	$R_{ON,34PD}$	$0.2 \times V_{DDQ}$	0.6	1.0	1.15	$R_{ZQ}/7$
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	$R_{ZQ}/7$
			$0.8 \times V_{DDQ}$	0.9	1.0	1.45	$R_{ZQ}/7$
		$R_{ON,34PU}$	$0.2 \times V_{DDQ}$	0.9	1.0	1.45	$R_{ZQ}/7$
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	$R_{ZQ}/7$
			$0.8 \times V_{DDQ}$	0.6	1.0	1.15	$R_{ZQ}/7$
Pull-up/pull-down mismatch ( $MM_{PUPD}$ )			$V_{IL(AC)}$ to $V_{IH(AC)}$	-10	N/A	10	%

Note: 1. A larger maximum limit will result in slightly lower minimum currents.

**Table 17: 40 $\Omega$  Driver Impedance Characteristics**

Gray-shaded cells have the same values as those in the 1.5V DDR3 data sheet

MR1 [5, 1]	$R_{ON}$	Resistor	$V_{OUT}$	Min	Nom	Max <sup>1</sup>	Units
0, 0	40 $\Omega$	$R_{ON,40PD}$	$0.2 \times V_{DDQ}$	0.6	1.0	1.15	$R_{ZQ}/6$
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	$R_{ZQ}/6$
			$0.8 \times V_{DDQ}$	0.9	1.0	1.45	$R_{ZQ}/6$
		$R_{ON,40PU}$	$0.2 \times V_{DDQ}$	0.9	1.0	1.45	$R_{ZQ}/6$
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	$R_{ZQ}/6$
			$0.8 \times V_{DDQ}$	0.6	1.0	1.15	$R_{ZQ}/6$
Pull-up/pull-down mismatch ( $MM_{PUPD}$ )			$V_{IL(AC)}$ to $V_{IH(AC)}$	-10	N/A	10	%

Note: 1. A larger maximum limit will result in slightly lower minimum currents.

**Table 18: Single-Ended Output Driver Characteristics**

Gray-shaded cells have the same values as those in the 1.5V DDR3 data sheet

Parameter/Condition	Symbol	Min	Max	Units
Output slew rate: Single-ended; For rising and falling edges, measure between $V_{OL(AC)} = V_{REF} - 0.09 \times V_{DDQ}$ and $V_{OH(AC)} = V_{REF} + 0.09 \times V_{DDQ}$	$SRQ_{se}$	1.75	6	V/ns

**Table 19: Differential Output Driver Characteristics**

Gray-shaded cells have the same values as those in the 1.5V DDR3 data sheet

Parameter/Condition	Symbol	Min	Max	Units
Output slew rate: Differential; For rising and falling edges, measure between $V_{OL,diff(AC)} = -0.18 \times V_{DDQ}$ and $V_{OH,diff(AC)} = +0.18 \times V_{DDQ}$	$SRQ_{diff}$	3.5	12	V/ns
Output differential crosspoint voltage	$V_{OX(AC)}$	$V_{REF} - 135$	$V_{REF} + 135$	mV

**Table 20: Electrical Characteristics and AC Operating Conditions**

Parameter		Symbol	DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
<b>DQ Input Timing</b>											
Data setup time to DQS, DQS#	Base (specification)	$t_{DS}^{(AC160)}$	90	–	40	–	N/A	–	N/A	–	ps
	$V_{REF} @ 1 \text{ V/ns}$		250	–	200	–	N/A	–	N/A	–	ps
Data setup time to DQS, DQS#	Base (specification)	$t_{DS}^{(AC135)}$	140	–	90	–	45	–	25	–	ps
	$V_{REF} @ 1 \text{ V/ns}$		275	–	225	–	180	–	160	–	ps
Data hold time from DQS, DQS#	Base (specification)	$t_{DH}^{(DC90)}$	160	–	110	–	75	–	55	–	ps
	$V_{REF} @ 1 \text{ V/ns}$		250	–	200	–	165	–	145	–	ps
<b>Command and Address Timing</b>											
CTRL, CMD, ADDR setup to CK, CK#	Base (specification)	$t_{IS}^{(AC160)}$	215	–	140	–	80	–	60	–	ps
	$V_{REF} @ 1 \text{ V/ns}$		375	–	300	–	240	–	220	–	ps
CTRL, CMD, ADDR setup to CK, CK#	Base (specification)	$t_{IS}^{(AC135)}$	365	–	290	–	205	–	185	–	ps
	$V_{REF} @ 1 \text{ V/ns}$		500	–	425	–	340	–	320	–	ps
CTRL, CMD, ADDR hold from CK, CK#	Base (specification)	$t_{IH}^{(DC90)}$	285	–	210	–	150	–	130	–	ps
	$V_{REF} @ 1 \text{ V/ns}$		375	–	300	–	240	–	220	–	ps

**Table 21: Derating Values for  $t_{IS}/t_{IH}$  – AC160/DC90-Based**

$\Delta t_{IS}, \Delta t_{IH}$ Derating (ps) – AC/DC-Based																
CMD/ADDR Slew Rate V/ns	CK, CK# Differential Slew Rate															
	4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$
2.0	80	45	80	45	80	45	88	53	96	61	104	69	112	79	120	95
1.5	53	30	53	30	53	30	61	38	69	46	77	54	85	64	93	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	-1	-3	-1	-3	-1	-3	7	5	15	13	23	21	31	31	39	47
0.8	-3	-8	-3	-8	-3	-8	5	1	13	9	21	17	29	27	37	43
0.7	-5	-13	-5	-13	-5	-13	3	-5	11	3	19	11	27	21	35	37
0.6	-8	-20	-8	-20	-8	-20	0	-12	8	-4	16	4	24	14	32	30
0.5	-20	-30	-20	-30	-20	-30	-12	-22	-4	-14	4	-6	12	4	20	20
0.4	-40	-45	-40	-45	-40	-45	-32	-37	-24	-29	-16	-21	-8	-11	0	5

**Table 22: Derating Values for  $t_{IS}/t_{IH}$  – AC135/DC90-Based**

$\Delta t_{IS}, \Delta t_{IH}$ Derating (ps) – AC/DC-Based																
CMD/ADDR Slew Rate V/ns	CK, CK# Differential Slew Rate															
	4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$
2.0	68	45	68	45	45	45	76	53	84	61	92	69	100	79	108	95
1.5	45	30	45	30	30	30	53	38	61	46	69	54	77	64	85	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	2	-3	2	-3	2	-3	10	5	18	13	26	21	34	31	42	47
0.8	3	-8	3	-8	3	-8	11	1	19	9	27	17	35	27	43	43
0.7	6	-13	6	-13	6	-13	14	-5	22	3	30	11	38	21	46	37
0.6	9	-20	9	-20	9	-20	17	-12	25	-4	33	4	41	14	49	30
0.5	5	-30	5	-30	5	-30	13	-22	21	-14	29	-6	37	4	45	20
0.4	-3	-45	-3	-45	-3	-45	6	-37	14	-29	22	-21	30	-11	38	5

**Table 23: Required Time  $t_{VAC}$  Above  $V_{IH(AC)}$  (Below  $V_{IL(AC)}$ ) for Valid ADD/CMD Transition**

Slew Rate (V/ns)	$t_{VAC}$ at 160mV (ps)	$t_{VAC}$ at 135mV (ps)
>2.0	70	209
2.0	53	198
1.5	47	194
1.0	35	186
0.9	31	184
0.8	26	181



**Table 23: Required Time  $t_{VAC}$  Above  $V_{IH(AC)}$  (Below  $V_{IL(AC)}$ ) for Valid ADD/CMD Transition (Continued)**

Slew Rate (V/ns)	$t_{VAC}$ at 160mV (ps)	$t_{VAC}$ at 135mV (ps)
0.7	20	177
0.6	12	171
0.5	0	164
<0.5	0	164

**Table 24: Derating Values for  $t_{DS}/t_{DH}$  – AC160/DC90-Based**

$\Delta t_{DS}, \Delta t_{DH}$ Derating (ps) – AC/DC-Based																
DQ Slew Rate V/ns	DQS, DQS# Differential Slew Rate															
	4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$
2.0	80	45	80	45	80	45										
1.5	53	30	53	30	53	30	61	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-1	-3	-1	-3	7	5	15	13	23	21				
0.8					-3	-8	5	1	13	9	21	17	29	27		
0.7							-3	-5	11	3	19	11	27	21	35	37
0.6									8	-4	16	4	24	14	32	30
0.5											4	6	12	4	20	20
0.4													-8	-11	0	5

**Table 25: Derating Values for  $t_{DS}/t_{DH}$  – AC135/DC90-Based**

$\Delta t_{DS}, \Delta t_{DH}$ Derating (ps) – AC/DC-Based																
DQ Slew Rate V/ns	DQS, DQS# Differential Slew Rate															
	4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$
2.0	68	45	68	45	68	45										
1.5	45	30	45	30	45	30	53	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			2	-3	2	-3	10	5	18	13	26	21				
0.8					3	-8	11	1	19	9	27	17	35	27		
0.7							14	-5	22	3	30	11	38	21	46	37
0.6									25	-4	33	4	41	14	49	30
0.5											39	-6	37	4	45	20
0.4													30	-11	38	5

**Table 26: Required Time  $t_{VAC}$  Above  $V_{IH(AC)}$  (Below  $V_{IL(AC)}$ ) for Valid DQTransition**

Slew Rate (V/ns)	$t_{VAC}$ at 160mV (ps)	$t_{VAC}$ at 135mV (ps)
>2.0	70	109
2.0	53	98
1.5	47	94
1.0	35	86
0.9	31	84
0.8	26	81
0.7	20	77
0.6	12	71
0.5	0	64
<0.5	0	64

## Initialization

If the SDRAM is powered up and initialized for the 1.35V operating voltage range, voltage can be increased to the 1.5V operating range provided that:

- Just prior to increasing the 1.35V operating voltages, no further commands are issued, other than NOPs or COMMAND INHIBITs, and all banks are in the precharge state.
- The 1.5V operating voltages are stable prior to issuing new commands, other than NOPs or COMMAND INHIBITs.
- The DLL is reset and relocked after the 1.5V operating voltages are stable and prior to any READ command.
- The ZQ calibration is performed.  $t_{ZQinit}$  must be satisfied after the 1.5V operating voltages are stable and prior to any READ command.


If the SDRAM is powered up and initialized for the 1.5V operating voltage range, voltage can be reduced to the 1.35V operation range provided that:

- Just prior to reducing the 1.5V operating voltages, no further commands are issued, other than NOPs or COMMAND INHIBITs, and all banks are in the precharge state.
- The 1.35V operating voltages are stable prior to issuing new commands, other than NOPs or COMMAND INHIBITs.
- The DLL is reset and relocked after the 1.35V operating voltages are stable and prior to any READ command.
- The ZQ calibration is performed.  $t_{ZQinit}$  must be satisfied after the 1.35V operating voltages are stable and prior to any READ command.

## V<sub>DD</sub> Voltage Switching

After the DDR3L DRAM is powered up and initialized, the power supply can be altered between the DDR3L and DDR3 levels, provided the sequence in Figure 5 is maintained.

**Figure 5: V<sub>DD</sub> Voltage Switching**



Note: 1. From time point Td until Tk, NOP or DES commands must be applied between MRS and ZQCL commands.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
[www.micron.com/productsupport](http://www.micron.com/productsupport) Customer Comment Line: 800-932-4992  
 Micron and the Micron logo are trademarks of Micron Technology, Inc.  
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View MT41K256M4DA-107:J on WIN SOURCE](#)
- ⊖ [Micron Technology Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management