



**THE DATASHEET OF  
MM74C85N**



## MM74C85 4-Bit Magnitude Comparator

### General Description

The MM74C85 is a four-bit magnitude comparator which will perform comparison of straight binary or BCD codes. The circuit consists of eight comparing inputs (A0, A1, A2, A3, B0, B1, B2, B3), three cascading inputs (A > B, A < B and A = B), and three outputs (A > B, A < B and A = B). This device compares two four-bit words (A and B) and determines whether they are "greater than," "less than," or "equal to" each other by a high level on the appropriate output. For words greater than four-bits, units can be cascaded by connecting the outputs (A > B, A < B, and A = B) of the least significant stage to the cascade inputs (A > B, A < B and A = B) of the next-significant stage. In addition the least significant stage must have a high level voltage ( $V_{IN(1)}$ ) applied to the A = B input and low level voltage ( $V_{IN(0)}$ ) applied to A > B and A < B inputs.


### Features

- Wide supply voltage range: 3.0V to 15V
- Guaranteed noise margin: 1.0V
- High noise immunity:  $0.4 V_{CC}$  (typ.)
- Low power: TTL compatibility:  
fan out of 2 driving 74L
- Expandable to 'N' stages
- Applicable to binary or BCD
- Low power pinout: 74L85

### Ordering Code:

Order Number	Package Number	Package Description
MM74C85N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

### Connection Diagram




Truth Table

Comparing Inputs				Cascading Inputs			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	H	L	H	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	H	H	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	H	H	H	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	H	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	L	L	L

H = HIGH Level, L = LOW Level, X = Irrelevant

Logic Diagram



Absolute Maximum Ratings <sup>(Note 1)</sup>		V <sub>CC</sub>	18V
Voltage at Any Pin	-0.3V to V <sub>CC</sub> + 0.3V	Lead Temperature	260°C
Operating Temperature Range	-55°C to +125°C	(Soldering, 10 seconds)	
Storage Temperature Range	-65°C to +150°C		
Power Dissipation (P <sub>D</sub> )			
Dual-In-Line	700 mW		
Small Outline	500 mW		
Operating V <sub>CC</sub> Range	3.0V to 15V		

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

## DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>CMOS TO CMOS</b>						
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	3.5 8.0			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V			1.5 2.0	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	V <sub>CC</sub> = 5.0V, I <sub>O</sub> = -10 μA V <sub>CC</sub> = 10V, I <sub>O</sub> = -10 μA	4.5 9.0			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V <sub>CC</sub> = 5.0V, I <sub>O</sub> = +10 μA V <sub>CC</sub> = 10V, I <sub>O</sub> = +10 μA			0.5 1.0	V
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	μA
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 0V	-1.0	-0.005		μA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 15V		0.05	300	μA

### CMOS/LPTTL INTERFACE

V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 4.75V			0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	V <sub>CC</sub> = 4.75V, I <sub>O</sub> = -360 μA	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V <sub>CC</sub> = 4.75V, I <sub>O</sub> = 360 μA			0.4	V

### OUTPUT DRIVE (See Family Characteristics Data Sheet) (Short Circuit Current)

I <sub>SOURCE</sub>	Output Source Current (P-Channel)	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 0V T <sub>A</sub> = 25°C	-1.75	-3.3		mA
I <sub>SOURCE</sub>	Output Source Current (P-Channel)	V <sub>CC</sub> = 10V, V <sub>OUT</sub> = 0V T <sub>A</sub> = 25°C	-8.0	-15		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = V <sub>CC</sub> T <sub>A</sub> = 25°C	1.75	3.6		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	V <sub>CC</sub> = 10V, V <sub>OUT</sub> = V <sub>CC</sub> T <sub>A</sub> = 25°C	8.0	16		mA

## AC Electrical Characteristics (Note 2)

T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, unless otherwise specified


Symbol	Parameter	Conditions	Min	Typ	Max	Units
t <sub>pd</sub>	Propagation Delay from any A or B Data Input to any Data Output	V <sub>CC</sub> = 50V V <sub>CC</sub> = 10V		250 100	600 300	ns
t <sub>pd</sub>	Propagation Delay Time from any Cascade Input to any Output	V <sub>CC</sub> = 50V V <sub>CC</sub> = 10V		200 100	500 250	ns
C <sub>IN</sub>	Input Capacitance	Any Input		5.0		pF
C <sub>PD</sub>	Power Dissipation Capacitance	Per Package (Note 4)		45		pF

**Note 2:** AC Parameters are guaranteed by DC correlated testing.


**Note 3:** Capacitance is guaranteed by periodic testing.

**Note 4:** C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics application note, AN-90.

## Typical Applications




## Switching Time Waveforms



Unused inputs must be tied to an appropriate logic level.

**Physical Dimensions** inches (millimeters) unless otherwise noted



**16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**



FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View MM74C85N](#) on WIN SOURCE
-  [ON Semiconductor](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management