



**THE DATASHEET OF  
AD5644RBRMZ-3REEL7**



## FEATURES

Low power, smallest pin-compatible, quad *nano*DACs

AD5664R: 16 bits

AD5644R: 14 bits

AD5624R: 12 bits

User-selectable external or internal reference

External reference default

On-chip 1.25 V/2.5 V, 5 ppm/°C reference

10-lead MSOP; 10-lead, 3 mm × 3 mm LFCSP\_WD; and

12-ball, 1.665 mm × 2.245 mm WLCSP

2.7 V to 5.5 V power supply

Guaranteed monotonic by design

Power-on reset to zero scale

Per channel power-down

Serial interface, up to 50 MHz

## APPLICATIONS

Process controls

Data acquisition systems

Portable battery-powered instruments

Digital gain and offset adjustment

Programmable voltage and current sources

Programmable attenuators

## GENERAL DESCRIPTION

The AD5624R/AD5644R/AD5664R, members of the *nano*DAC® family, are low power, quad, 12-/14-/16-bit buffered voltage-output DACs. All devices operate from a single 2.7 V to 5.5 V supply and are guaranteed monotonic by design.

The AD5624R/AD5644R/AD5664R have an on-chip reference. The AD56x4R-3 has a 1.25 V, 5 ppm/°C reference, giving a full-scale output range of 2.5 V; the AD56x4R-5 has a 2.5 V, 5 ppm/°C reference giving a full-scale output range of 5 V. The on-chip reference is off at power-up, allowing the use of an external reference; all devices can be operated from a single 2.7 V to 5.5 V supply. The internal reference is enabled via a software write.

The part incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V and remains there until a valid write takes place. The part contains a per-channel power-down feature that reduces the current consumption of the device to




Figure 1.

Table 1. Related Devices

Part No.	Description
AD5624/AD5664	2.7 V to 5.5 V quad, 12-/16-bit DACs, external reference
AD5666	2.7 V to 5.5 V quad, 16-bit DAC, internal reference, LDAC, CLR pins

480 nA at 5 V and provides software-selectable output loads while in power-down mode. The low power consumption of this part in normal operation makes it ideally suited to portable battery-operated equipment.

The AD5624R/AD5644R/AD5664R use a versatile 3-wire serial interface that operates at clock rates up to 50 MHz, and is compatible with standard SPI, QSPI™, MICROWIRE™, and DSP interface standards. The on-chip precision output amplifier enables rail-to-rail output swing.

## PRODUCT HIGHLIGHTS

1. Quad 12-/14-/16-bit DACs.
2. On-chip 1.25 V/2.5 V, 5 ppm/°C reference.
3. Available in 10-lead MSOP; 10-lead, 3 mm × 3 mm LFCSP\_WD; and 12-ball, 1.665 mm × 2.245 mm WLCSP.
4. Low power, typically consumes 1.32 mW at 3 V and 2.25 mW at 5 V.

Rev. D

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....	1	Internal Reference .....	20
Applications .....	1	External Reference .....	20
Functional Block Diagram .....	1	Serial Interface .....	20
General Description .....	1	Input Shift Register .....	21
Product Highlights .....	1	$\overline{\text{SYNC}}$ Interrupt .....	21
Revision History .....	2	Power-On Reset.....	22
Specifications .....	3	Software Reset.....	22
AD5624R-5/AD5644R-5/AD5664R-5 .....	3	Power-Down Modes .....	22
AD5624R-3/AD5644R-3/AD5664R-3 .....	4	LDAC Function .....	23
AC Characteristics .....	6	Internal Reference Setup .....	23
Timing Characteristics .....	7	Microprocessor Interfacing .....	24
Timing Diagram .....	7	Applications Information .....	25
Absolute Maximum Ratings .....	8	Using a Reference as a Power Supply for the	
ESD Caution.....	8	AD5624R/AD5644R/AD5664R .....	25
Pin Configurations and Function Descriptions.....	9	Bipolar Operation Using the AD5624R/AD5644R/AD5664R	
Typical Performance Characteristics.....	10	.....	25
Terminology.....	18	Using AD5624R/AD5644R/AD5664R with a Galvanically	
Theory of Operation .....	20	Isolated Interface.....	25
Digital-to-Analog Section .....	20	Power Supply Bypassing and Grounding.....	26
Resistor String.....	20	Outline Dimensions.....	27
Output Amplifier.....	20	Ordering Guide .....	28

## REVISION HISTORY

### 6/2020—Rev. C to Rev. D

Change to Ordering Guide.....	29
-------------------------------	----

### 4/2013—Rev. B to Rev. C

Added 12-Ball WLCSP .....	Universal
Changes to Features and Product Highlights Sections .....	1
Change to Reference TC Parameter, Table 2 .....	3
Added Thermal Impedance, WLCSP Package (4-Layer Board),	
$\theta_{JA}$ Parameter, Table 6.....	8
Added Figure 4; Renumbered Sequentially .....	9
Changes to Figure 3 Caption and Table 7.....	9
Updated Outline Dimensions.....	27
Changes to Ordering Guide.....	28

### 4/2008—Rev. A to Rev. B

Changes to Figure 50 .....	20
Updated Outline Dimensions .....	27
Changes to Ordering Guide.....	28

### 11/2006—Rev. 0 to Rev. A

Changes to Reference Output Parameter in Table 2.....	3
Changes to Reference Output Parameter in Table 3.....	5
Added Note to Figure 3 .....	9

### 4/2006—Revision 0: Initial Version

## SPECIFICATIONS

## AD5624R-5/AD5644R-5/AD5664R-5

$V_{DD} = 4.5\text{ V to }5.5\text{ V}$ ;  $R_L = 2\text{ k}\Omega$  to GND;  $C_L = 200\text{ pF}$  to GND;  $V_{REFIN} = V_{DD}$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 2.

Parameter	B Grade <sup>1</sup>			Unit	Conditions/Comments
	Min	Typ	Max		
STATIC PERFORMANCE <sup>2</sup>					
AD5664R					
Resolution	16			Bits	
Relative Accuracy		$\pm 8$	$\pm 16$	LSB	
Differential Nonlinearity			$\pm 1$	LSB	Guaranteed monotonic by design
AD5644R					
Resolution	14			Bits	
Relative Accuracy		$\pm 2$	$\pm 4$	LSB	
Differential Nonlinearity			$\pm 0.5$	LSB	Guaranteed monotonic by design
AD5624R					
Resolution	12			Bits	
Relative Accuracy		$\pm 0.5$	$\pm 1$	LSB	
Differential Nonlinearity			$\pm 0.25$	LSB	Guaranteed monotonic by design
Zero-Code Error		2	10	mV	All zeroes loaded to DAC register
Offset Error		$\pm 1$	$\pm 10$	mV	
Full-Scale Error		$-0.1$	$\pm 1$	% of FSR	All ones loaded to DAC register
Gain Error			$\pm 1.5$	% of FSR	
Zero-Code Error Drift		$\pm 2$		$\mu\text{V}/^\circ\text{C}$	
Gain Temperature Coefficient		$\pm 2.5$		ppm	Of FSR/ $^\circ\text{C}$
DC Power Supply Rejection Ratio		$-100$		dB	DAC code = midscale; $V_{DD} = 5\text{ V} \pm 10\%$
DC Crosstalk					
External Reference		10		$\mu\text{V}$	Due to full-scale output change, $R_L = 2\text{ k}\Omega$ to GND or $V_{DD}$
		10		$\mu\text{V}/\text{mA}$	Due to load current change
		5		$\mu\text{V}$	Due to powering down (per channel)
Internal Reference		25		$\mu\text{V}$	Due to full-scale output change, $R_L = 2\text{ k}\Omega$ to GND or $V_{DD}$
		20		$\mu\text{V}/\text{mA}$	Due to load current change
		10		$\mu\text{V}$	Due to powering down (per channel)
OUTPUT CHARACTERISTICS <sup>3</sup>					
Output Voltage Range	0		$V_{DD}$	V	
Capacitive Load Stability					
		2		nF	$R_L = \infty$
		10		nF	$R_L = 2\text{ k}\Omega$
DC Output Impedance		0.5		$\Omega$	
Short-Circuit Current		30		mA	$V_{DD} = 5\text{ V}$
Power-Up Time		4		$\mu\text{s}$	Coming out of power-down mode; $V_{DD} = 5\text{ V}$
REFERENCE INPUTS					
Reference Current		170	200	$\mu\text{A}$	$V_{REF} = V_{DD} = 5.5\text{ V}$
Reference Input Range	0.75		$V_{DD}$	V	
Reference Input Impedance		26		k $\Omega$	
REFERENCE OUTPUT					
Output Voltage	2.495		2.505	V	At ambient
Reference TC <sup>3</sup>					
		$\pm 5$	$\pm 10$	ppm/ $^\circ\text{C}$	MSOP package models
		$\pm 10$		ppm/ $^\circ\text{C}$	LFCSP package models
		$\pm 15$		ppm/ $^\circ\text{C}$	WLCSP package models
Output Impedance		7.5		k $\Omega$	

Parameter	B Grade <sup>1</sup>			Unit	Conditions/Comments
	Min	Typ	Max		
LOGIC INPUTS <sup>3</sup>					
Input Current			±2	μA	All digital inputs
V <sub>INL</sub> , Input Low Voltage			0.8	V	V <sub>DD</sub> = 5 V
V <sub>INH</sub> , Input High Voltage	2			V	V <sub>DD</sub> = 5 V
Pin Capacitance		3		pF	
POWER REQUIREMENTS					
V <sub>DD</sub>	4.5		5.5	V	
I <sub>DD</sub>					V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = GND, V <sub>DD</sub> = 4.5 V to 5.5 V
Normal Mode <sup>4</sup>		0.45	0.9	mA	Internal reference off
		0.95	1.2	mA	Internal reference on
All Power-Down Modes <sup>5</sup>		0.48	1	μA	

<sup>1</sup> Temperature range: B grade: -40°C to +105°C.

<sup>2</sup> Linearity calculated using a reduced code range: AD5664R (Code 512 to Code 65,024); AD5644R (Code 128 to Code 16,256); AD5624R (Code 32 to Code 4064). Output unloaded.

<sup>3</sup> Guaranteed by design and characterization, not production tested.

<sup>4</sup> Interface inactive. All DACs active. DAC outputs unloaded.

<sup>5</sup> All DACs powered down.

### AD5624R-3/AD5644R-3/AD5664R-3

V<sub>DD</sub> = 2.7 V to 3.6 V; R<sub>L</sub> = 2 kΩ to GND; C<sub>L</sub> = 200 pF to GND; V<sub>REFIN</sub> = V<sub>DD</sub>; all specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

Table 3.

Parameter	B Grade <sup>1</sup>			Unit	Conditions/Comments
	Min	Typ	Max		
STATIC PERFORMANCE <sup>2</sup>					
AD5664R					
Resolution	16			Bits	
Relative Accuracy		±8	±16	LSB	
Differential Nonlinearity			±1	LSB	Guaranteed monotonic by design
AD5644R					
Resolution	14			Bits	
Relative Accuracy		±2	±4	LSB	
Differential Nonlinearity			±0.5	LSB	Guaranteed monotonic by design
AD5624R					
Resolution	12			Bits	
Relative Accuracy		±0.5	±1	LSB	
Differential Nonlinearity			±0.25	LSB	Guaranteed monotonic by design
Zero-Code Error		2	10	mV	All zeroes loaded to DAC register
Offset Error		±1	±10	mV	
Full-Scale Error		-0.1	±1	% of FSR	All ones loaded to DAC register
Gain Error			±1.5	% of FSR	
Zero-Code Error Drift		±2		μV/°C	
Gain Temperature Coefficient		±2.5		ppm	Of FSR/°C
DC Power Supply Rejection Ratio		-100		dB	DAC code = midscale; V <sub>DD</sub> = 3 V ± 10%
DC Crosstalk					
External Reference		10		μV	Due to full-scale output change, R <sub>L</sub> = 2 kΩ to GND or V <sub>DD</sub>
		10		μV/mA	Due to load current change
		5		μV	Due to powering down (per channel)
Internal Reference		25		μV	Due to full-scale output change, R <sub>L</sub> = 2 kΩ to GND or V <sub>DD</sub>
		20		μV/mA	Due to load current change
		10		μV	Due to powering down (per channel)

Parameter	B Grade <sup>1</sup>			Unit	Conditions/Comments
	Min	Typ	Max		
<b>OUTPUT CHARACTERISTICS<sup>3</sup></b>					
Output Voltage Range	0		$V_{DD}$	V	$R_L = \infty$ $R_L = 2\text{ k}\Omega$
Capacitive Load Stability		2 10		nF nF	
DC Output Impedance		0.5		$\Omega$	$V_{DD} = 3\text{ V}$ Coming out of power-down mode; $V_{DD} = 3\text{ V}$
Short-Circuit Current		30		mA	
Power-Up Time		4		$\mu\text{s}$	
<b>REFERENCE INPUTS</b>					
Reference Current		170	200	$\mu\text{A}$	$V_{REF} = V_{DD} = 3.6\text{ V}$
Reference Input Range	0		$V_{DD}$	V	
Reference Input Impedance		26		k $\Omega$	
<b>REFERENCE OUTPUT</b>					
Output Voltage	1.247		1.253	V	At ambient
Reference TC <sup>3</sup>		$\pm 5$ $\pm 10$	$\pm 15$	ppm/ $^{\circ}\text{C}$ ppm/ $^{\circ}\text{C}$	MSOP package models LFCSP package models
Output Impedance		7.5		k $\Omega$	
<b>LOGIC INPUTS<sup>3</sup></b>					
Input Current			$\pm 2$	$\mu\text{A}$	All digital inputs $V_{DD} = 3\text{ V}$
$V_{INL}$ , Input Low Voltage			0.8	V	
$V_{INH}$ , Input High Voltage	2			V	$V_{DD} = 3\text{ V}$
Pin Capacitance		3		pF	
<b>POWER REQUIREMENTS</b>					
$V_{DD}$	2.7		3.6	V	$V_{IH} = V_{DD}$ , $V_{IL} = \text{GND}$ , $V_{DD} = 2.7\text{ V to } 3.6\text{ V}$ Internal reference off Internal reference on
$I_{DD}$					
Normal Mode <sup>4</sup>		0.44 0.95	0.85 1.15	mA mA	
All Power-Down Modes <sup>5</sup>		0.2	1	$\mu\text{A}$	

<sup>1</sup> Temperature range: B grade:  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ .

<sup>2</sup> Linearity calculated using a reduced code range: AD5664R (Code 512 to Code 65,024); AD5644R (Code 128 to Code 16,256); AD5624R (Code 32 to Code 4064). Output unloaded.

<sup>3</sup> Guaranteed by design and characterization, not production tested.

<sup>4</sup> Interface inactive. All DACs active. DAC outputs unloaded.

<sup>5</sup> All DACs powered down.

**AC CHARACTERISTICS**

$V_{DD} = 2.7\text{ V to }5.5\text{ V}$ ;  $R_L = 2\text{ k}\Omega\text{ to GND}$ ;  $C_L = 200\text{ pF to GND}$ ;  $V_{REFIN} = V_{DD}$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.<sup>1</sup>

**Table 4.**

Parameter <sup>2</sup>	Min	Typ	Max	Unit	Conditions/Comments <sup>3</sup>
Output Voltage Settling Time					
AD5624R		3	4.5	$\mu\text{s}$	¼ to ¾ scale settling to $\pm 0.5\text{ LSB}$
AD5644R		3.5	5	$\mu\text{s}$	¼ to ¾ scale settling to $\pm 0.5\text{ LSB}$
AD5664R		4	7	$\mu\text{s}$	¼ to ¾ scale settling to $\pm 2\text{ LSB}$
Slew Rate		1.8		$\text{V}/\mu\text{s}$	
Digital-to-Analog Glitch Impulse		10		$\text{nV}\cdot\text{s}$	1 LSB change around major carry
Digital Feedthrough		0.1		$\text{nV}\cdot\text{s}$	
Reference Feedthrough		-90		$\text{dB}$	$V_{REF} = 2\text{ V} \pm 0.1\text{ V p-p}$ , frequency 10 Hz to 20 MHz
Digital Crosstalk		0.1		$\text{nV}\cdot\text{s}$	
Analog Crosstalk		1		$\text{nV}\cdot\text{s}$	External reference
		4		$\text{nV}\cdot\text{s}$	Internal reference
DAC-to-DAC Crosstalk		1		$\text{nV}\cdot\text{s}$	External reference
		4		$\text{nV}\cdot\text{s}$	Internal reference
Multiplying Bandwidth		340		$\text{kHz}$	$V_{REF} = 2\text{ V} \pm 0.1\text{ V p-p}$
Total Harmonic Distortion		-80		$\text{dB}$	$V_{REF} = 2\text{ V} \pm 0.1\text{ V p-p}$ , frequency = 10 kHz
Output Noise Spectral Density		120		$\text{nV}/\sqrt{\text{Hz}}$	DAC code = midscale, 1 kHz
		100		$\text{nV}/\sqrt{\text{Hz}}$	DAC code = midscale, 10 kHz
Output Noise		15		$\mu\text{V p-p}$	0.1 Hz to 10 Hz

<sup>1</sup> Guaranteed by design and characterization, not production tested.

<sup>2</sup> See the Terminology section.

<sup>3</sup> Temperature range is  $-40^\circ\text{C}$  to  $+105^\circ\text{C}$ , typical at  $25^\circ\text{C}$ .

**TIMING CHARACTERISTICS**

All input signals are specified with  $t_R = t_F = 1 \text{ ns/V}$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$  (see Figure 2).  $V_{DD} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.<sup>1</sup>

Table 5.

Parameter	Limit at $T_{MIN}, T_{MAX}$ $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	Unit	Conditions/Comments
$t_1^2$	20	ns min	SCLK cycle time
$t_2$	9	ns min	SCLK high time
$t_3$	9	ns min	SCLK low time
$t_4$	13	ns min	$\overline{\text{SYNC}}$ to SCLK falling edge setup time
$t_5$	5	ns min	Data setup time
$t_6$	5	ns min	Data hold time
$t_7$	0	ns min	SCLK falling edge to $\overline{\text{SYNC}}$ rising edge
$t_8$	15	ns min	Minimum $\overline{\text{SYNC}}$ high time
$t_9$	13	ns min	$\overline{\text{SYNC}}$ rising edge to SCLK fall ignore
$t_{10}$	0	ns min	SCLK falling edge to $\overline{\text{SYNC}}$ fall ignore

<sup>1</sup> Guaranteed by design and characterization, not production tested.

<sup>2</sup> Maximum SCLK frequency is 50 MHz at  $V_{DD} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ .

**TIMING DIAGRAM**




Figure 2. Serial Write Operation

05869-002

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 6.**

Parameter	Rating
$V_{DD}$ to GND	-0.3 V to +7 V
$V_{OUT}$ to GND	-0.3 V to $V_{DD} + 0.3$ V
$V_{REFIN}/V_{REFOUT}$ to GND	-0.3 V to $V_{DD} + 0.3$ V
Digital Input Voltage to GND	-0.3 V to $V_{DD} + 0.3$ V
Operating Temperature Range	
Industrial	-40°C to +105°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature ( $T_J$ max)	150°C
Power Dissipation	$(T_J \text{ max} - T_A)/\theta_{JA}$
Thermal Impedance	
LFCSP_WD Package (4-Layer Board)	
$\theta_{JA}$	61°C/W
MSOP Package (4-Layer Board)	
$\theta_{JA}$	142°C/W
$\theta_{JC}$	43.7°C/W
WLCSP Package (4-Layer Board)	
$\theta_{JA}$	75°C/W
Reflow Soldering Peak Temperature	
Pb-Free	260°C ± 5°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. 10-Lead LFCSP and 10-Lead MSOP Pin Configuration




Figure 4. 12-Ball WLCSP Pin Configuration

Table 7. Pin Function Descriptions

Pin No.			Mnemonic	Description
LFCSP	MSOP	WLCSP		
1	1	A3	V <sub>OUTA</sub>	Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
2	2	B3	V <sub>OUTB</sub>	Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
3	3	A2, B2, C2	GND	Ground Reference Point for all Circuitry on the Part.
4	4	C3	V <sub>OUTC</sub>	Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
5	5	D3	V <sub>OUTD</sub>	Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
6	6	D2	SYNC	Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling edges of the next 24 clocks. If SYNC is taken high before the 24 <sup>th</sup> falling edge, the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the device.
7	7	D1	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 50 MHz.
8	8	C1	DIN	Serial Data Input. This device has a 24-bit shift register. Data is clocked into the register on the falling edge of the serial clock input.
9	9	B1	V <sub>DD</sub>	Power Supply Input. These parts can be operated from 2.7 V to 5.5 V, and the supply should be decoupled with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND.
10	10	A1	V <sub>REFIN/VREFOUT</sub>	The AD5624R/AD5644R/AD5664R have a common pin for reference input and reference output. When using the internal reference, this is the reference output pin. When using an external reference, this is the reference input pin. The default for this pin is as a reference input.
	N/A	N/A	EPAD	Exposed Pad. The exposed pad must be tied to GND on the LFCSP package.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. AD5664R INL, External Reference




Figure 8. AD5664R DNL, External Reference




Figure 6. AD5644R INL, External Reference




Figure 9. AD5644R DNL, External Reference




Figure 7. AD5624R INL, External Reference




Figure 10. AD5624R DNL, External Reference




Figure 11. AD5664R-5 INL, Internal Reference




Figure 14. AD5664R-5 DNL, Internal Reference




Figure 12. AD5644R-5 INL, Internal Reference




Figure 15. AD5644R-5 DNL, Internal Reference




Figure 13. AD5624R-5 INL, Internal Reference




Figure 16. AD5624R-5 DNL, Internal Reference




Figure 17. AD5664R-3 INL, Internal Reference




Figure 20. AD5664R-3 DNL, Internal Reference




Figure 18. AD5644R-3 INL, Internal Reference




Figure 21. AD5644R-3 DNL, Internal Reference




Figure 19. AD5624R-3 INL, Internal Reference




Figure 22. AD5624R-3 DNL, Internal Reference




Figure 23. INL Error and DNL Error vs. Temperature




Figure 26. Gain Error and Full-Scale Error vs. Temperature




Figure 24. INL Error and DNL Error vs.  $V_{REF}$




Figure 27. Zero-Scale Error and Offset Error vs. Temperature




Figure 25. INL Error and DNL Error vs. Supply




Figure 28. Gain Error and Full-Scale Error vs. Supply




Figure 29. Zero-Scale Error and Offset Error vs. Supply




Figure 32.  $I_{DD}$  Histogram with External Reference, 3.6 V




Figure 30.  $I_{DD}$  Histogram with External Reference, 5.5 V




Figure 33.  $I_{DD}$  Histogram with Internal Reference,  $V_{REFOUT} = 1.25 V$




Figure 31.  $I_{DD}$  Histogram with Internal Reference,  $V_{REFOUT} = 2.5 V$




Figure 34. Headroom at Rails vs. Source and Sink




Figure 35. AD56x4R-5 Source and Sink Capability




Figure 38. Full-Scale Settling Time, 5V




Figure 36. AD56x4R-3 Source and Sink Capability




Figure 39. Power-On Reset to 0V




Figure 37. Supply Current vs. Temperature




Figure 40. Exiting Power-Down to Midscale




Figure 41. Digital-to-Analog Glitch Impulse (Negative)




Figure 44. 0.1 Hz to 10 Hz Output Noise Plot, External Reference




Figure 42. Analog Crosstalk, External Reference




Figure 45. 0.1 Hz to 10 Hz Output Noise Plot, 2.5 V Internal Reference




Figure 43. Analog Crosstalk, 2.5 V Internal Reference




Figure 46. 0.1 Hz to 10 Hz Output Noise Plot, 1.25 V Internal Reference




Figure 47. Noise Spectral Density, Internal Reference

058656-054




Figure 49. Settling Time vs. Capacitive Load

058656-056




Figure 48. Total Harmonic Distortion

058656-055




Figure 50. Multiplying Bandwidth

058656-057

## TERMINOLOGY

### Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot can be seen in Figure 5.

### Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 8.

### Zero-Code Error

Zero-scale error is a measurement of the output error when zero code (0x0000) is loaded to the DAC register. Ideally, the output should be 0 V. The zero-code error is always positive in the AD5664R because the output of the DAC cannot go below 0 V due to a combination of the offset errors in the DAC and the output amplifier. Zero-code error is expressed in mV. A plot of zero-code error vs. temperature can be seen in Figure 27.

### Full-Scale Error

Full-scale error is a measurement of the output error when full-scale code (0xFFFF) is loaded to the DAC register. Ideally, the output should be  $V_{DD} - 1$  LSB. Full-scale error is expressed in percent of full-scale range. A plot of full-scale error vs. temperature can be seen in Figure 26.

### Gain Error

This is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal expressed as % of FSR.

### Zero-Code Error Drift

This is a measurement of the change in zero-code error with a change in temperature. It is expressed in  $\mu\text{V}/^\circ\text{C}$ .

### Gain Temperature Coefficient

This is a measurement of the change in gain error with changes in temperature. It is expressed in ppm of FSR/ $^\circ\text{C}$ .

### Offset Error

Offset error is a measure of the difference between  $V_{OUT}$  (actual) and  $V_{OUT}$  (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured on the AD5664R with code 512 loaded in the DAC register. It can be negative or positive.

### DC Power Supply Rejection Ratio (PSRR)

This indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for full-scale output of the DAC. It is measured in dB.  $V_{REF}$  is held at 2 V, and  $V_{DD}$  is varied by  $\pm 10\%$ .

### Output Voltage Settling Time

This is the amount of time it takes for the output of a DAC to settle to a specified level for a  $\frac{1}{4}$  to  $\frac{3}{4}$  full-scale input change and is measured from the 24<sup>th</sup> falling edge of SCLK.

### Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s, and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000) (see Figure 41).

### Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV-s, and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s and vice versa.

### Reference Feedthrough

Reference feedthrough is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated. It is expressed in dB.

### Noise Spectral Density

This is a measurement of the internally generated random noise. Random noise is characterized as a spectral density (nV/ $\sqrt{\text{Hz}}$ ). It is measured by loading the DAC to midscale and measuring noise at the output. It is measured in nV/ $\sqrt{\text{Hz}}$ . A plot of noise spectral density can be seen in Figure 47.

### DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC kept at midscale. It is expressed in  $\mu\text{V}$ .

DC crosstalk due to load current change is a measure of the impact that a change in load current on one DAC has to another DAC kept at midscale. It is expressed in  $\mu\text{V}/\text{mA}$ .

### Digital Crosstalk

This is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nV-s.

**Analog Crosstalk**

This is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s and vice versa). Then execute a software LDAC and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-s.

**DAC-to-DAC Crosstalk**

This is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent analog output change of another DAC. It is measured by loading the attack channel with a full-scale code change (all 0s to all 1s and vice versa) using the command write to and update while monitoring the output of the victim channel that is at midscale. The energy of the glitch is expressed in nV-s.

**Multiplying Bandwidth**

The amplifiers within the DAC have a finite bandwidth. The multiplying bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

**Total Harmonic Distortion (THD)**

This is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measurement of the harmonics present on the DAC output. It is measured in dB.

## THEORY OF OPERATION

### DIGITAL-TO-ANALOG SECTION

The AD5624R/AD5644R/AD5664R DACs are fabricated on a CMOS process. The architecture consists of a string DAC followed by an output buffer amplifier. Figure 51 shows a block diagram of the DAC architecture.




Figure 51. DAC Architecture

Because the input coding to the DAC is straight binary, the ideal output voltage when using an external reference is given by

$$V_{OUT} = V_{REFIN} \times \left( \frac{D}{2^N} \right)$$

The ideal output voltage when using the internal reference is given by

$$V_{OUT} = 2 \times V_{REFOUT} \times \left( \frac{D}{2^N} \right)$$

where:

$D$  is the decimal equivalent of the binary code that is loaded to the DAC register:

- 0 to 4095 for AD5624R (12 bit).
- 0 to 16,383 for AD5644R (14 bit).
- 0 to 65,535 for AD5664R (16 bit).

$N$  is the DAC resolution.

### RESISTOR STRING

The resistor string is shown in Figure 52. It is simply a string of resistors, each of value  $R$ . The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.

### OUTPUT AMPLIFIER

The output buffer amplifier can generate rail-to-rail voltages on its output, which gives an output range of 0 V to  $V_{DD}$ . It can drive a load of 2 k $\Omega$  in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in Figure 34 and Figure 35. The slew rate is 1.8 V/ $\mu$ s with a  $\frac{1}{4}$  to  $\frac{3}{4}$  full-scale settling time of 7  $\mu$ s.




Figure 52. Resistor String

### INTERNAL REFERENCE

The AD5624R/AD5644R/AD5664R on-chip reference is off at power-up and is enabled via a write to a control register. See the Internal Reference Setup section for details.

The AD56x4R-3 has a 1.25 V, 5 ppm/ $^{\circ}$ C reference giving a full-scale output of 2.5 V. The AD56x4R-5 has a 2.5 V, 5 ppm/ $^{\circ}$ C reference giving a full-scale output of 5 V. The internal reference associated with each part is available at the  $V_{REFOUT}$  pin. A buffer is required if the reference output is used to drive external loads. When using the internal reference, it is recommended that a 100 nF capacitor is placed between reference output and GND for reference stability.

### EXTERNAL REFERENCE

The  $V_{REFIN}$  pin on the AD56x4R-3 and AD56x4R-5 allows the use of an external reference if the application requires it. The default condition of the on-chip reference is off at power-up. All devices (AD56x4R-3 and the AD56x4R-5) can be operated from a single 2.7 V to 5.5 V supply.

### SERIAL INTERFACE

The AD5624R/AD5644R/AD5664R have a 3-wire serial interface (SYNC, SCLK, and DIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards as well as with most DSPs. See Figure 2 for a timing diagram of a typical write sequence.

The write sequence begins by bringing the SYNC line low. Data from the DIN line is clocked into the 24-bit shift register on the falling edge of SCLK. The serial clock frequency can be as high as 50 MHz, making the AD5624R/AD5644R/AD5664R compatible with high speed DSPs. On the 24<sup>th</sup> falling clock edge, the last data bit is clocked in and the programmed function is executed, that is, a change in DAC register contents and/or a change in the mode of operation.

At this stage, the  $\overline{\text{SYNC}}$  line can be kept low or be brought high. In either case, it must be brought high for a minimum of 15 ns before the next write sequence so that a falling edge of  $\overline{\text{SYNC}}$  can initiate the next write sequence.

Because the  $\overline{\text{SYNC}}$  buffer draws more current when  $V_{\text{IN}} = 2 \text{ V}$  than it does when  $V_{\text{IN}} = 0.8 \text{ V}$ ,  $\overline{\text{SYNC}}$  should be idled low between write sequences for even lower power operation. As mentioned previously, it must, however, be brought high again just before the next write sequence.

**INPUT SHIFT REGISTER**

The input shift register is 24 bits wide (see Figure 53). The first two bits are don't care bits. The next three are the command bits, C2 to C0 (see Table 8), followed by the 3-bit DAC address, A2 to A0 (see Table 9), and then the 16-, 14-, 12-bit data-word. The data-word comprises the 16-, 14-, 12-bit input code followed by 0, 2, or 4 don't care bits, for the AD5664R, AD5644R, and AD5624R, respectively (see Figure 53, Figure 54, and Figure 55). These data bits are transferred to the DAC register on the 24<sup>th</sup> falling edge of SCLK.

**Table 8. Command Definition**

C2	C1	C0	Command
0	0	0	Write to input register n
0	0	1	Update DAC register n
0	1	0	Write to input register n, update all (software LDAC)
0	1	1	Write to and update DAC channel n
1	0	0	Power down DAC (power-up)
1	0	1	Reset
1	1	0	LDAC register setup
1	1	1	Internal reference setup (on/off)

**Table 9. Address Command**

A2	A1	A0	Address (n)
0	0	0	DAC A
0	0	1	DAC B
0	1	0	DAC C
0	1	1	DAC D
1	1	1	All DACs

**SYNC INTERRUPT**

In a normal write sequence, the  $\overline{\text{SYNC}}$  line is kept low for at least 24 falling edges of SCLK, and the DAC is updated on the 24<sup>th</sup> falling edge. However, if  $\overline{\text{SYNC}}$  is brought high before the 24<sup>th</sup> falling edge, then this acts as an interrupt to the write sequence. The input shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents nor a change in the operating mode occurs (see Figure 56).




Figure 53. AD5664R Input Shift Register Contents




Figure 54. AD5644R Input Shift Register Contents




Figure 55. AD5624R Input Shift Register Contents




Figure 56.  $\overline{\text{SYNC}}$  Interrupt Facility

## POWER-ON RESET

The AD5624R/AD5644R/AD5664R family contains a power-on reset circuit that controls the output voltage during power-up. The output of the AD5624R/AD5644R/AD5664R DACs powers up to 0 V and the output remains there until a valid write sequence is made to the DACs. This is useful in applications where it is important to know the state of the output of the DACs while they are in the process of powering up.

## SOFTWARE RESET

The AD5624R/AD5644R/AD5664R contain a software reset function. Command 101 is reserved for the software reset function (see Table 8). The software reset command contains two reset modes that are software programmable by setting bit DB0 in the control register.

Table 10 shows how the state of the bit corresponds to the software reset modes of operation of the devices.

Table 12 shows the contents of the input shift register during the software reset mode of operation.

**Table 10. Software Reset Modes for the AD5624R/AD5644R/AD5664R**

DB0	Registers Reset to 0
0	DAC register Input shift register
1 (Power-On Reset)	DAC register Input shift register LDAC register Power-down register Internal reference setup register

## POWER-DOWN MODES

The AD5624R/AD5644R/AD5664R contain four separate modes of operation. Command 100 is reserved for the power-down function (see Table 8). These modes are software programmable by setting two bits (DB5 and DB4) in the control register. Table 11 shows how the state of the bits corresponds to the mode of operation of the device. All DACs (DAC D to DAC A) can be powered down to the selected mode by setting the corresponding four bits (DB3, DB2, DB1, and DB0) to 1.

**Table 12. 24-Bit Input Shift Register Contents for Software Reset Command**

DB23 to DB22 (MSB)	DB21	DB20	DB19	DB18	DB17	DB16	DB15 to DB1	DB0 (LSB)
x	1	0	1	x	x	x	x	1/0
Don't care	Command bits (C2 to C0)			Address bits (A2 to A0)			Don't care	Determines software reset mode

**Table 13. 24-Bit Input Shift Register Contents of Power-Down/Power-Up Operation for the AD5624R/AD5644R/AD5664R**

DB23 to DB22 (MSB)	DB21	DB20	DB19	DB18	DB17	DB16	DB15 to DB6	DB5	DB4	DB3	DB2	DB1	DB0 (LSB)
x	1	0	0	x	x	x	x	PD1	PD0	DAC D	DAC C	DAC B	DAC A
Don't care	Command bits (C2 to C0)			Address bits (A2 to A0) Don't care			Don't care	Power-down mode		Power-down/power-up channel selection, set bit to 1 to select channel			

By executing the same Command 100, any combination of DACs can be powered up by setting the bits (DB5 and DB4) to normal operation mode. To select which combination of DAC channels to power-up, set the corresponding four bits (DB3, DB2, DB1, and DB0) to 1. See Table 13 for contents of the input shift register during power-down/power-up operation.

**Table 11. Modes of Operation for the AD5624R/AD5644R/AD5664R**

DB5	DB4	Operating Mode
0	0	Normal operation
0	1	Power-down mode: 1 kΩ to GND
1	0	Power-down mode: 100 kΩ to GND
1	1	Power-down mode: three-state

When Bit DB5 and Bit DB4 are set to 0, the part works normally with its normal power consumption of 450 μA at 5 V. However, for the three power-down modes, the supply current falls to 480 nA at 5 V (200 nA at 3 V). Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This allows the output impedance of the part to be known while the part is in power-down mode. The outputs can either be connected internally to GND through a 1 kΩ resistor, or left open-circuited (three-state) as shown in Figure 57.




Figure 57. Output Stage During Power-Down

The bias generator, the output amplifier, the resistor string, and other associated linear circuitry are shutdown when power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 4 μs for  $V_{DD} = 5 V$  and for  $V_{DD} = 3 V$  (see Figure 40).

## LDAC FUNCTION

The AD5624R/AD5644R/AD5664R DACs have double-buffered interfaces consisting of two banks of registers: input registers and DAC registers. The input registers are connected directly to the input shift register and the digital code is transferred to the relevant input register on completion of a valid write sequence. The DAC registers contain the digital code used by the resistor strings.

The double-buffered interface is useful if the user requires simultaneous updating of all DAC outputs. The user can write to three of the input registers individually and then write to the remaining input register, updating all DAC registers simultaneously. Command 010 is reserved for this software LDAC.

Access to the DAC registers is controlled by the LDAC function. The LDAC register contains two modes of operation for each DAC channel. The DAC channels are selected by setting the bits of the 4-bit LDAC register (DB3, DB2, DB1, and DB0). Command 110 is reserved for setting up the LDAC register. When the LDAC bit register is set low, the corresponding DAC registers are latched and the input registers can change state without affecting the contents of the DAC registers. When the LDAC bit register is set high, however, the DAC registers become transparent and the contents of the input registers are transferred to them on the falling edge of the 24<sup>th</sup> SCLK pulse. This is equivalent to having an LDAC hardware pin tied permanently low for the selected DAC channel, that is, synchronous update mode. See Table 14 for the LDAC register mode of operation. See Table 16 for contents of the input shift register during the LDAC register setup command.

This flexibility is useful in applications where the user wants to update select channels simultaneously, while the rest of the channels update synchronously.

**Table 14. LDAC Register Mode of Operation**

LDAC Bits (DB3 to DB0)	LDAC Mode of Operation
0	Normal operation (default), DAC register update is controlled by write command.
1	The DAC registers are updated after new data is read in on the falling edge of the 24 <sup>th</sup> SCLK pulse.

## INTERNAL REFERENCE SETUP

The on-chip reference is off at power-up by default. This reference can be turned on or off by setting a software programmable bit, DB0, in the control register. Table 15 shows how the state of the bit corresponds to the mode of operation. Command 111 is reserved for setting up the internal reference (see Table 8).

Table 16 shows how the state of the bits in the input shift register corresponds to the mode of operation of the device during internal reference setup.

**Table 15. Reference Setup Register**

Internal Reference Setup Register (DB0)	Action
0	Reference off (default)
1	Reference on

**Table 16. 24-Bit Input Shift Register Contents for LDAC Setup Command for the AD5624R/AD5644R/AD5664R**

DB23 to DB22 (MSB)	DB21	DB20	DB19	DB18	DB17	DB16	DB15 to DB4	DB3	DB2	DB1	DB0 (LSB)
x	1	1	0	x	x	x	x	DAC D	DAC C	DAC B	DAC A
Don't care	Command bits (C2 to C0)			Address bits (A2 to A0); don't care			Don't care	Set bit to 0 or 1 for required mode of operation on respective channel			

**Table 17. 24-Bit Input Shift Register Contents for Internal Reference Setup Command**

DB23 to DB22 (MSB)	DB21	DB20	DB19	DB18	DB17	DB16	DB15 to DB1	DB0 (LSB)
x	1	1	1	x	x	x	x	1/0
Don't care	Command bits (C2 to C0)			Address bits (A2 to A0)			Don't care	Reference setup register

## MICROPROCESSOR INTERFACING

### AD5624R/AD5644R/AD5664R to Blackfin ADSP-BF53x Interface

Figure 58 shows a serial interface between the AD5624R/AD5644R/AD5664R and the Blackfin<sup>®</sup> ADSP-BF53x microprocessor. The ADSP-BF53x processor family incorporates two dual-channel synchronous serial ports, SPORT1 and SPORT0, for serial and multiprocessor communications. Using SPORT0 to connect to the AD5624R/AD5644R/AD5664R, the setup for the interface is that the DT0PRI drives the DIN pin of the AD5624R/AD5644R/AD5664R, while TSCLK0 drives the SCLK of the part. The SYNC is driven from TFS0.




Figure 58. Blackfin ADSP-BF53x Interface to AD5624R/AD5644R/AD5664R

### AD5624R/AD5644R/AD5664R to 68HC11/68L11 Interface

Figure 59 shows a serial interface between the AD5624R/AD5644R/AD5664R and the 68HC11/68L11 microcontroller. SCK of the 68HC11/68L11 drives the SCLK of the AD5624R/AD5644R/AD5664R, while the MOSI output drives the serial data line of the DAC.

The SYNC signal is derived from a port line (PC7). The setup conditions for correct operation of this interface are that the 68HC11/68L11 is configured with its CPOL bit as 0 and its CPHA bit as 1. When data is transmitted to the DAC, the SYNC line is taken low (PC7). When the 68HC11/68L11 is configured as described previously, data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the 68HC11/

68L11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. To load data to the AD5624R/AD5644R/AD5664R, PC7 is left low after the first eight bits are transferred, and a second serial write operation is performed to the DAC; PC7 is taken high at the end of this procedure.




Figure 59. 68HC11/68L11 Interface to AD5624R/AD5644R/AD5664R

### AD5624R/AD5644R/AD5664R to 80C51/80L51 Interface

Figure 60 shows a serial interface between the AD5624R/AD5644R/AD5664R and the 80C51/80L51 microcontroller. The setup for the interface is that the TxD of the 80C51/80L51 drives SCLK of the AD5624R/AD5644R/AD5664R, while RxD drives the serial data line of the part. The SYNC signal is derived from a bit-programmable pin on the port. In this case, port line P3.3 is used. When data is transmitted to the AD5624R/AD5644R/AD5664R, P3.3 is taken low. The 80C51/80L51 transmits data in 8-bit bytes only; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left low after the first eight bits are transmitted, and a second write cycle is initiated to transmit the second byte of data. P3.3 is taken high following the completion of this cycle. The 80C51/80L51 outputs the serial data in LSB first format. The AD5624R/AD5644R/AD5664R must receive data with the MSB first. The 80C51/80L51 transmit routine should take this into account.




Figure 60. 80C51/80L51 Interface to AD5624R/AD5644R/AD5664R

### AD5624R/AD5644R/AD5664R to MICROWIRE Interface

Figure 61 shows an interface between the AD5624R/AD5644R/AD5664R and any MICROWIRE-compatible device. Serial data is shifted out on the falling edge of the serial clock and is clocked into the AD5624R/AD5644R/AD5664R on the rising edge of the SK.




Figure 61. MICROWIRE Interface to AD5624R/AD5644R/AD5664R

## APPLICATIONS INFORMATION

### USING A REFERENCE AS A POWER SUPPLY FOR THE AD5624R/AD5644R/AD5664R

Because the supply current required by the AD5624R/AD5644R/AD5664R is extremely low, an alternative option is to use a voltage reference to supply the required voltage to the part (see Figure 62). This is especially useful if the power supply is quite noisy, or if the system supply voltages are at some value other than 5 V or 3 V, for example, 15 V. The voltage reference outputs a steady supply voltage for the AD5624R/AD5644R/AD5664R (see Figure 60). If the low dropout REF195 is used, it must supply 450  $\mu$ A of current to the AD5624R/AD5644R/AD5664R with no load on the output of the DAC. When the DAC output is loaded, the REF195 also needs to supply the current to the load. The total current required (with a 5 k $\Omega$  load on the DAC output) is

$$450 \mu\text{A} + (5 \text{ V}/5 \text{ k}\Omega) = 1.45 \text{ mA}$$

The load regulation of the REF195 is typically 2 ppm/mA, resulting in a 2.9 ppm (14.5  $\mu$ V) error for the 1.45 mA current drawn from it. This corresponds to a 0.191 LSB error.




Figure 62. REF195 as Power Supply to the AD5624R/AD5644R/AD5664R

### BIPOLAR OPERATION USING THE AD5624R/AD5644R/AD5664R

The AD5624R/AD5644R/AD5664R have been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 63. The circuit gives an output voltage range of  $\pm 5$  V. Rail-to-rail operation at the amplifier output is achievable using an AD820 or an OP295 as the output amplifier.

The output voltage for any input code can be calculated as follows:

$$V_{OUT} = \left[ V_{DD} \times \left( \frac{D}{65,536} \right) \times \left( \frac{R1 + R2}{R1} \right) - V_{DD} \times \left( \frac{R2}{R1} \right) \right]$$

where  $D$  represents the input code in decimal (0 to 65,536).  
With  $V_{DD} = 5$  V,  $R1 = R2 = 10$  k $\Omega$ ,

$$V_{OUT} = \left( \frac{10 \times D}{65,536} \right) - 5 \text{ V}$$

This is an output voltage range of  $\pm 5$  V, with 0x0000 corresponding to a  $-5$  V output, and 0xFFFF corresponding to a  $+5$  V output.




Figure 63. Bipolar Operation with the AD5624R/AD5644R/AD5664R

### USING AD5624R/AD5644R/AD5664R WITH A GALVANICALLY ISOLATED INTERFACE

In process control applications in industrial environments, it is often necessary to use a galvanically isolated interface to protect and isolate the controlling circuitry from any hazardous common-mode voltages that might occur in the area where the DAC is functioning. Isocouplers provide isolation in excess of 3 kV. The AD5624R/AD5644R/AD5664R use a 3-wire serial logic interface, so the ADuM130x 3-channel digital isolator provides the required isolation (see Figure 64). The power supply to the part also needs to be isolated, which is done by using a transformer. On the DAC side of the transformer, a 5 V regulator provides the 5 V supply required for the AD5624R/AD5644R/AD5664R.




Figure 64. AD5624R/AD5644R/AD5664R with a Galvanically Isolated Interface

## POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, it is helpful to carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD5624R/AD5644R/AD5664R should have separate analog and digital sections, each having its own area of the board. If the AD5624R/AD5644R/AD5664R are in a system where other devices require an AGND-to-DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the AD5624R/AD5644R/AD5664R.

The power supply to the AD5624R/AD5644R/AD5664R should be bypassed with 10  $\mu\text{F}$  and 0.1  $\mu\text{F}$  capacitors. The capacitors should be located as close as possible to the device, with the 0.1  $\mu\text{F}$  capacitor ideally right up against the device. The 10  $\mu\text{F}$  capacitor is the tantalum bead type. It is important that the 0.1  $\mu\text{F}$  capacitor have low effective series resistance (ESR) and effective series inductance (ESI), for example, common ceramic

types of capacitors. This 0.1  $\mu\text{F}$  capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line itself should have as large a trace as possible to provide a low impedance path and to reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects through the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. However, this is not always possible with a 2-layer board.

OUTLINE DIMENSIONS





Figure 65. 10-Lead Lead Frame Chip Scale Package [LFCSP\_WD]  
 3 mm x 3 mm Body, Very Very Thin, Dual Lead  
 (CP-10-9)  
 Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187-BA  
 Figure 66. 10-Lead Mini Small Outline Package [MSOP]  
 (RM-10)  
 Dimensions shown in millimeters

02-05-2013-C

097709-A




Figure 67. 12-Ball Wafer Level Chip Scale Package [WLCSP] (CB-12-9)  
Dimensions shown in millimeters

08-31-2012-A

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Accuracy	Internal Reference	Package Description	Package Option	Branding
AD5624RBCPZ-3R2	-40°C to +105°C	±1 LSB INL	1.25 V	10-Lead LFCSP_WD	CP-10-9	D7L
AD5624RBCPZ-3REEL7	-40°C to +105°C	±1 LSB INL	1.25 V	10-Lead LFCSP_WD	CP-10-9	D7L
AD5624RBCPZ-5R2	-40°C to +105°C	±1 LSB INL	2.5 V	10-Lead LFCSP_WD	CP-10-9	DBZ
AD5624RBCPZ-5REEL7	-40°C to +105°C	±1 LSB INL	2.5 V	10-Lead LFCSP_WD	CP-10-9	DBZ
AD5624RBRMZ-3	-40°C to +105°C	±1 LSB INL	1.25 V	10-Lead MSOP	RM-10	D7L
AD5624RBRMZ-3REEL7	-40°C to +105°C	±1 LSB INL	1.25 V	10-Lead MSOP	RM-10	D7L
AD5624RBRMZ-5	-40°C to +105°C	±1 LSB INL	2.5 V	10-Lead MSOP	RM-10	D7V
AD5624RBRMZ-5REEL7	-40°C to +105°C	±1 LSB INL	2.5 V	10-Lead MSOP	RM-10	D7V
AD5644RBRMZ-3	-40°C to +105°C	±4 LSB INL	1.25 V	10-Lead MSOP	RM-10	D7E
AD5644RBRMZ-3REEL7	-40°C to +105°C	±4 LSB INL	1.25 V	10-Lead MSOP	RM-10	D7E
AD5644RBRMZ-5	-40°C to +105°C	±4 LSB INL	2.5 V	10-Lead MSOP	RM-10	D7D
AD5644RBRMZ-5REEL7	-40°C to +105°C	±4 LSB INL	2.5 V	10-Lead MSOP	RM-10	D7D
AD5664RBCBZ-3-RL7	-40°C to +105°C	±16 LSB INL	1.25 V	12-Ball WLCSP	CB-12-9	
AD5664RBCPZ-3R2	-40°C to +105°C	±16 LSB INL	1.25 V	10-Lead LFCSP_WD	CP-10-9	D73
AD5664RBCPZ-3REEL7	-40°C to +105°C	±16 LSB INL	1.25 V	10-Lead LFCSP_WD	CP-10-9	D73
AD5664RBRMZ-3	-40°C to +105°C	±16 LSB INL	1.25 V	10-Lead MSOP	RM-10	D73
AD5664RBRMZ-3REEL7	-40°C to +105°C	±16 LSB INL	1.25 V	10-Lead MSOP	RM-10	D73
AD5664RBRMZ-5	-40°C to +105°C	±16 LSB INL	2.5 V	10-Lead MSOP	RM-10	D75
AD5664RBRMZ-5REEL7	-40°C to +105°C	±16 LSB INL	2.5 V	10-Lead MSOP	RM-10	D75
EVAL-AD5664REBZ				Evaluation Board		

<sup>1</sup> Z = RoHS Compliant Part.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View AD5644RBRMZ-3REEL7 on WIN SOURCE](#)
- ⊖ [Analog Devices Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management