



**THE DATASHEET OF  
MC68LC302PU25CT**




# MC68LC302

## Product Brief Low Cost Integrated Multiprotocol Processor

Freescale introduces the low cost version of the well-known MC68302 Integrated Multiprotocol Processor (IMP). It will be known as the MC68LC302, and will expand a family of devices based on the MC68302.

Some features and pins have been removed while other features have been enhanced as compared to the original MC68302. Simply put, the MC68LC302 is a traditional MC68302 with a new static 68000 core, a new timer and low power modes, but without the third serial communication controller (SCC). It is packaged in a low profile 100 TQFP that requires less board space than the regular MC68302, as well as making it suitable for use in height restricted applications such as PCMCIA.



This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

## FEATURES

The features of the MC68LC302 are as follows. **Bold face** items show major differences from the MC68302.

- On-Chip **Static 68000 Core** Supporting a 16- or 8-Bit M68000 Family System
- SIB Including:
  - Independent Direct Memory Access (IDMA) Controller
  - Interrupt Controller with Two Modes of Operation
  - Parallel Input/Output (I/O) Ports, Some with Interrupt Capability
  - On-Chip 1152-Byte Dual-Port RAM
  - Three Timers Including a Watchdog Timer
  - New Periodic Interrupt Timer (PIT)
  - Four Programmable Chip-Select Lines with Wait-State Generator Logic
  - Programmable Address Mapping of the Dual-Port RAM and IMP Registers
  - On-Chip Clock Generator with Output Signal
  - On-Chip PLL Allows Operation with 32 kHz or 4 MHz Crystals
  - Glueless Interface to EPROM, SRAM, Flash EPROM, and EEPROM
  - Allows Boot in 8-bit Mode, and Running Switch to 16-bit Mode
  - System Control:
    - System Status and Control Logic
    - Disable CPU Logic (Slave Mode Operation)
    - Hardware Watchdog
    - New Low-Power (Standby) Modes with Wake-Up from Two Pins or PIT
    - Freeze Control for Debugging (Available Only in the PGA Package)
    - DRAM Refresh Controller
- CP Including:
  - Main Controller (RISC Processor)
  - **Two Independent Full-Duplex Serial Communications Controllers (SCCs)**
  - Supporting Various Protocols:
    - High-Level/Synchronous Data Link Control (HDLC/SDLC)
    - Universal Asynchronous Receiver Transmitter (UART)
    - Binary Synchronous Communication (BISYNC)
    - Transparent Modes
    - Autobaud Support

## MC68LC302 APPLICATIONS

The MC68LC302 excels in several applications areas.

First, any application using the MC68302, but not needing all three serial channels is a potential candidate for the MC68LC302. Note however, that the MC68LC302 sacrifices most of the provision for external bus mastership, thus the MC68LC302 may not be appropriate where the MC68302 is used as part of larger systems.

Second, the MC68LC302 excels in low power and portable applications. The inclusion of a static 68000 core, coupled with the low power modes built into the device make it ideal for handheld, or other low power applications. The new 32 kHz or 4 MHz PLL option greatly reduces the total power budget of the designer's board, and allows the MC68LC302 to be an effective device in low power systems. The MC68LC302 can then optionally generate a full frequency clock for use by the rest of the board. During low power modes, the new periodic interrupt timer (PIT) allows the device to awaken at regular intervals. In addition, two pins can awaken the device from low power modes.

Third, given that the MC68LC302 is packaged in a 100TQFP package, it allows the MC68LC302 to be used in space critical applications, as well as height critical applications such as PCMCIA cards.

Fourth, since the disable CPU mode (also known as slave mode) is still retained, the MC68LC302 can function as a fully intelligent DMA-driven peripheral chip containing serial channels, timers, chip selects, etc.

## DIFFERENCES BETWEEN THE MC68LC302 AND MC68302

The MC68LC302 has some specific differences from the MC68302. Even though the functionality of the processor and the peripherals remain the same, some of the flexibility has been removed due to the pin reduction from 132 on the original MC68302, to 100 pins on the MC68LC302.

The following features have been removed or modified from the MC68302 in order to make the MC68LC302 possible.

- SCC3 and its baud rate generator (BRG3) are removed.
- External masters are not able to take the bus away from the MC68LC302 through the normal bus arbitration scheme as these pins no longer exist. An external master can still maintain bus mastership through a simple scheme using the  $\overline{\text{HALT}}$  pin. This restriction does not apply when using the MC68LC302 in CPU disabled mode (slave mode), in which case  $\overline{\text{BR}}$ ,  $\overline{\text{BG}}$ , and  $\overline{\text{BGACK}}$  are all available.


### MC68LC302 PRODUCT INFORMATION

**For More Information On This Product,  
Go to: [www.freescale.com](http://www.freescale.com)**



- The SCP pins are now muxed with PA8, PA9, and PA10. The TXD3, RXD3, and RCLK3 functions associated with SCC3 are eliminated.
- The  $\overline{UDS}$ ,  $\overline{LDS}$ , and  $R/\overline{W}$  pins are not available except in slave mode, where they replace the  $\overline{IPL2-0}$  pins. Instead, the new pins  $\overline{WEH}$ ,  $\overline{WEL}$ , and  $\overline{OE}$  have been defined for glueless interfacing to memory.
- PA12 is now muxed with the MODCLK pin, which is associated with the 32 KHz or 4 MHz PLL. The MODCLK pin is sampled after reset, and then becomes PA12.
- New VCCSYN, GNDSYN, and XFC pins have been added in support of the on-chip PLL.
- For purposes of emulation and development support only, a special 132 PGA version is supported. This version adds back the FC2-0,  $\overline{IAC}$ ,  $\overline{FRZ}$ , and  $\overline{AVEC}$  pins. The FC2-0 pins allow bus cycles to be distinguished between program and data accesses, interrupt cycles, etc. The  $\overline{IAC}$ ,  $\overline{FRZ}$ , and  $\overline{AVEC}$  pins are provided so that emulation vendors can quickly retrofit their existing MC68302 emulator designs to support the MC68LC302.

## MC68LC302 PIN DESCRIPTION



**Table 1. MC68LC302 Ordering Information**

Package Type	Operating Voltage	Frequency (MHz)	Temperature	Order Number
Pin Grid Array (RC Suffix)	5V	20	0°C to 70°C	MC68LC302RC20
Thin Quad Flat Pack (PU Suffix)	5V	16.67	0°C to 70°C	MC68LC302PU16
	5V	16.67	-40°C to +85°C	MC68LC302CPU16
	5V	20	0°C to 70°C	MC68LC302PU20
	5V	20	-40°C to +85°C	TBD
Thin Quad Flat Pack (PU Suffix)	3.3V	16.67	0°C to 70°C	MC68LC302PU16V
	3.3V	16.67	-40°C to +85°C	MC68LC302CPU16V
	3.3V	20	0°C to 70°C	TBD
	3.3V	20	-40°C to +85°C	TBD

**Table 2. Documentation**

Document Title	Order Number	Contents
MC68302 User's Manual	MC68302UM/AD	Detailed information for design
M68000 Family Programmer's Reference Manual	M68000PM/AD	M68000 Family instruction set
The 68K Source	BR729/D	Independent vendor listing supporting software and development tools
The 68LC302 Addendum		Describes the differences between the MC68302 and the MC68LC302

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View MC68LC302PU25CT on WIN SOURCE](#)

 [NXP / Nexperia Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management