

Dual/Quad Micropower, 260 μ W C-Load Picoampere Bias Current JFET Input Op Amps

FEATURES

- **Input Bias Current:**
2pA Max (LT1462A)
20pA Max (LT1462, LT1463)
- **Supply Current per Amplifier: 45 μ A Max**
- Unity-Gain Stable for C-Load™ Up to 10nF
- Input Common Mode Range Includes Positive Rail
- Guaranteed Specs with ± 5 V, ± 15 V Supplies
- Gain Bandwidth Product: 175kHz Typ
- Slew Rate: 0.13V/ μ s Typ
- Guaranteed Matching Specifications
- Standard Pinout: SO-8, SO-14 Package

APPLICATIONS

- Battery-Powered Systems
- Photocurrent Amplifiers
- Low Frequency, Micropower Active Filters
- Low Droop Track-and-Hold Circuits

DESCRIPTION


The LT[®]1462 (dual) and LT1463 (quad) are the first micropower op amps (45 μ A max per amp) to offer picoampere input bias currents (1pA typ) and unity gain stability for capacitive loads up to 10nF. The output can swing a 10k load to within 1.5V of either supply, just like op amps that require an order of magnitude more supply current. This unique combination of performance makes the LT1462/LT1463 ideal over a wide range of input and output impedances.

In the design and testing of the LT1462/LT1463, particular emphasis has been placed on optimizing performance in the low cost SO-8 (dual) and 14-lead SO package (quad) for ± 15 V and ± 5 V supplies. The input common mode range includes the positive rail. Slew rate (0.08V/ μ s min) and gain bandwidth product (125kHz min) are 100% tested. A full set of matching specifications is also provided.


LT, LTC and LT are registered trademarks of Linear Technology Corporation.
C-Load is a trademark of Linear Technology Corporation.

TYPICAL APPLICATION

Low Power Logging Amplifier



Small-Signal Response, $C_L = 10$ nF



$A_V = 1$
 $V_S = \pm 5$ V, ± 15 V
 $C_L = 10$ nF

LT1462/LT1463

ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\pm 20\text{V}$
 Differential Input Voltage $\pm 40\text{V}$
 Input Current 20mA
 Output Short-Circuit Duration Indefinite
 Operating Temperature Range -40°C to 85°C

Specified Temperature Range -40°C to 85°C
 Maximum Junction Temperature 150°C
 Storage Temperature Range -65°C to 150°C
 Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION

<p>N8 PACKAGE 8-LEAD PDIP</p> <p>S8 PACKAGE 8-LEAD PLASTIC SO</p> <p>$T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 130^\circ\text{C/W}$ (N) $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 190^\circ\text{C/W}$ (S)</p>	ORDER PART NUMBER	<p>N PACKAGE 14-LEAD PDIP</p> <p>S PACKAGE 14-LEAD PLASTIC SO</p> <p>$T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 110^\circ\text{C/W}$ (N) $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 150^\circ\text{C/W}$ (S)</p>	ORDER PART NUMBER
	LT1462ACN8 LT1462ACS8 LT1462CN8 LT1462CS8		LT1463CN LT1463CS
	S8 PART MARKING		
	1462 1462A		

Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS $V_S = \pm 15\text{V}$, $V_{CM} = 0\text{V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1462AC			LT1462C/LT1463C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OS}	Input Offset Voltage	$V_S = \pm 5\text{V}$ $V_S = \pm 15\text{V}$		0.4	0.8		0.4	0.8	mV
				0.6	2.0		0.6	2.0	mV
I_{OS}	Input Offset Current	$V_S = \pm 5\text{V}$ $V_S = \pm 15\text{V}$		0.3	1.2				μA
				0.5	2.0		0.5	15	μA
I_B	Input Bias Current	$V_S = \pm 5\text{V}$ $V_S = \pm 15\text{V}$		± 0.5	± 2.0				μA
				± 1	± 3.0		± 1	± 20	μA
e_n	Input Noise Voltage	0.1Hz to 10Hz		2			2		μV_{p-p}
			Input Noise Voltage Density	$f_0 = 10\text{Hz}$	92		92		$\text{nV}/\sqrt{\text{Hz}}$
				$f_0 = 1000\text{Hz}$	76		76		$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current Density	$f_0 = 10\text{Hz}$, 1kHz (Note 3)	0.5		0.5		$\text{fA}/\sqrt{\text{Hz}}$			
CMRR	Common Mode Rejection Ratio	$V_{CM} = -12.5\text{V}$ to 15V	76	89		74	89	dB	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 20\text{V}$	81	90		78	90	dB	
R_{IN}	Input Resistance—Differential Common Mode Common Mode	$V_{CM} = -12.5\text{V}$ to 8V $V_{CM} = 8\text{V}$ to 15V		10^{12}			10^{12}		Ω
				10^{12}			10^{12}		Ω
				10^{11}			10^{11}		Ω
C_{IN}	Input Capacitance			3			3	pF	
A_{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 10\text{V}$, $R_L = 10\text{k}$ $V_S = \pm 5\text{V}$, $V_0 = \pm 2\text{V}$, $R_L = 10\text{k}$		100	600		100	600	V/mV
				50	200		50	200	V/mV

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $V_{CM} = 0V$, $T_A = 25^\circ C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1462AC			LT1462C/LT1463C			UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{OUT}	Output Voltage Swing	$R_L = 10k$	± 13.5	± 13.7		± 13.5	± 13.7		V	
		$R_L = 2k$	± 11.0	± 12.4		± 11.0	± 12.4		V	
		$V_S = \pm 5V$, $R_L = 2k$	± 3.5	± 3.7		± 3.5	± 3.7		V	
I_O	Output Current		± 13	± 17		± 13	± 17		mA	
SR	Slew Rate	$R_L = 10k$ (Note 4)	0.08	0.13		0.08	0.13		V/ μs	
GBW	Gain Bandwidth Product	$f = 10kHz$	125	175		125	175		kHz	
I_S	Supply Current per Amplifier	$V_S = \pm 5V$		28	45		28	45		μA
				26	43		26	43		μA
	Channel Separation	$f = 10Hz$, $V_O = \pm 10V$, $R_L = 10k$		132			132		dB	
V_{OS}	Offset Voltage Match (Note 7)	$V_S = \pm 5V$		0.5	1.3		0.5	1.3		mV
		$V_S = \pm 15V$		0.8	3.0		0.8	3.0		mV
ΔI_B^+	Noninverting Bias Current Match (Note 7)	$V_S = \pm 5V$		0.4	3.0					μA
		$V_S = \pm 15V$		0.5	4.0		0.5	20		μA
$\Delta CMRR$	Common Mode Rejection Match	(Notes 5, 7)	74	85		72	85		dB	
$\Delta PSRR$	Power Supply Rejection Match	(Notes 5, 7)	78	88		76	88		dB	

$V_S = \pm 15V$, $V_{CM} = 0V$, $0^\circ C \leq T_A \leq 70^\circ C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)		LT1462AC			LT1462C/LT1463C			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{OS}	Input Offset Voltage	$V_S = \pm 5V$ $V_S = \pm 15V$	●	0.5	1.4		0.5	1.4		mV
			●	0.9	2.8		0.9	2.8		mV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 6)	●	7	20		7	20		$\mu V/^\circ C$
I_{OS}	Input Offset Current		●	10	50		25	450		μA
I_B	Input Bias Current		●	60	150		150	750		μA
CMRR	Common Mode Rejection Ratio	$V_{CM} = -12V$ to $15V$	●	75	88		72	88		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 20V$	●	80	89		76	89		dB
A_{VOL}	Large-Signal Voltage Gain	$V_O = \pm 10V$, $R_L = 10k$ $V_S = \pm 5V$, $V_O = \pm 2V$, $R_L = 2k$	●	90	600		90	600		V/mV
			●	45	140		45	140		V/mV
I_O	Output Current		●	± 11	± 14		± 11	± 14		mA
V_{OUT}	Output Voltage Swing	$R_L = 10k$ $R_L = 2k$ $V_S = \pm 5V$, $R_L = 2k$	●	± 13.4	± 13.6		± 13.4	± 13.6		V
			●	± 10.5	± 12.1		± 10.5	± 12.1		V
			●	± 3.4	± 3.6		± 3.4	± 3.6		V
SR	Slew Rate	$R_L = 10k$ (Note 4)	●	0.075	0.128		0.075	0.128		V/ μs
GBW	Gain Bandwidth Product	$f = 10kHz$	●	100	140		100	140		kHz
I_S	Supply Current per Amplifier	$V_S = \pm 5V$	●	31	45		31	45		μA
			●	28	43		28	43		μA
V_{OS}	Offset Voltage Match (Note 7)	$V_S = \pm 5V$ $V_S = \pm 15V$	●	0.7	2.0		0.7	2.0		mV
			●	0.9	3.5		0.9	3.5		mV
ΔI_B^+	Noninverting Bias Current Match (Note 7)		●	5	40		35	500		μA

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, V_{CM} = 0V, 0^\circ C \leq T_A \leq 70^\circ C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1462AC			LT1462C/LT1463C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$\Delta CMRR$	Common Mode Rejection Match	(Notes 5, 7)	●	73	84	70	84	dB	
$\Delta PSRR$	Power Supply Rejection Match	(Notes 5, 7)	●	77	87	74	87	dB	

$V_S = \pm 15V, V_{CM} = 0V, -40^\circ C \leq T_A \leq 85^\circ C$ (Note 2), unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1462AC			LT1462C/LT1463C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OS}	Input Offset Voltage	$V_S = \pm 5V$ $V_S = \pm 15V$	●	0.6	1.5	0.6	1.5	mV	
			●	1.0	3.0	1.0	3.0	mV	
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 6)	●	7	20	7	20	$\mu V/^\circ C$	
I_{OS}	Input Offset Current		●	40	150	60	700	pA	
I_B	Input Bias Current		●	200	500	300	2500	pA	
CMRR	Common Mode Rejection Ratio	$V_{CM} = -12V$ to 15V	●	74	87	70	87	dB	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 20V$	●	79	88	74	88	dB	
A_{VOL}	Large-Signal Voltage Gain	$V_O = \pm 10V, R_L = 10k$ $V_S = \pm 5V, V_O = \pm 2V, R_L = 2k$	●	80	500	80	500	V/mV	
			●	40	120	40	120	V/mV	
I_O	Output Current		●	± 10	± 13	± 10	± 13	mA	
V_{OUT}	Output Voltage Swing	$R_L = 10k$ $R_L = 2k$ $V_S = \pm 5V, R_L = 2k$	●	± 13.2	± 13.4	± 13.2	± 13.4	V	
			●	± 10.0	± 11.8	± 10.0	± 11.8	V	
			●	± 3.2	± 3.4	± 3.2	± 3.4	V	
SR	Slew Rate	$R_L = 10k$ (Note 4)	●	0.070	0.126	0.070	0.126	V/ μs	
GBW	Gain Bandwidth Product	$f = 10kHz$	●	95	135	95	135	kHz	
I_S	Supply Current per Amplifier	$V_S = \pm 5V$	●	33	50	33	50	μA	
			●	31	48	31	48	μA	
V_{OS}	Offset Voltage Match (Note 7)	$V_S = \pm 5V$ $V_S = \pm 15V$	●	0.8	2.5	0.8	2.5	mV	
			●	1.0	4.0	1.0	4.0	mV	
ΔI_B^+	Noninverting Bias Current Match (Note 7)		●	20	100	70	800	pA	
$\Delta CMRR$	Common Mode Rejection Match	(Notes 5, 7)	●	72	83	68	83	dB	
$\Delta PSRR$	Power Supply Rejection Match	(Notes 5, 7)	●	76	86	72	86	dB	

The ● denotes specifications which apply over the full operating temperature range.

Note 1: Typical parameters are defined as 60% yield of parameter distributions of individual amplifiers, i.e., out of 100 LT1463s (or 100 LT1462s) typically 240 op amps (or 120) will be better than the indicated specification.

Note 2: The LT1462 and LT1463 are designed, characterized and expected to meet these extended temperature limits, but are not tested at $-40^\circ C$ and $85^\circ C$. Guaranteed I grade parts are available, consult factory.

Note 3: Current noise is calculated from the formula: $i_n = (2qI_b)^{1/2}$ where $q = (1.6)(10^{-19})$ coulomb. The noise of source resistors up to 1G swamps the contribution of current noise.

Note 4: Slew rate is measured in $A_V = -1$; input signal is $\pm 7.5V$, output is measured at $\pm 2.5V$.

Note 5: $\Delta CMRR$ and $\Delta PSRR$ are defined as follows:


1. CMRR and PSRR are measured in $\mu V/V$ on the individual amplifiers.
2. The difference is calculated between the matching sides in $\mu V/V$.
3. The result is converted to dB.

Note 6: This parameter is not 100% tested.

Note 7: Matching parameters are the difference between amplifiers A and D and between B and C on the LT1463; between the two amplifiers on the LT1462.


TYPICAL PERFORMANCE CHARACTERISTICS

Input Bias and Offset Current vs Temperature




LT1462 • TPC01

Input Bias Current Over the Common Mode Range




LT1462 • TPC02

Common Mode Range vs Temperature




LT1462 • TPC03

Supply Current vs Temperature




LT1462 • TPC04

Voltage Noise vs Frequency




LT1462 • TPC05

0.1Hz to 10Hz Noise




LT1462 • TPC06

Voltage Gain vs Temperature




LT1463 • TPC07

Slew Rate, Gain Bandwidth Product vs Temperature



LT1462 • TPC08


Channel Separation vs Frequency



LT1462 • TPC09


TYPICAL PERFORMANCE CHARACTERISTICS

Gain and Phase vs Frequency




LT1462 • TPC10

Common Mode Rejection Ratio vs Frequency




LT1462 • TPC11

Power Supply Rejection Ratio vs Frequency




LTC1462 • TPC12

Phase Margin vs CLoad




LT1462 • TPC13

Common Mode and Power Supply Rejections vs Temperature




LT1462 • TPC14

Closed-Loop Output Impedance



LT1462 • TPC15


Large-Signal Response, VS = ±15V



$A_V = 1$
 $C_L = 10\text{pF}$

LT1462 • TPC16


Small-Signal Response, VS = ±5V, ±15V



$A_V = 1$
 $C_L = 10\text{pF}$

LT1462 • TPC17

Small-Signal Response, VS = ±5V, ±15V, CL = 1000pF



$A_V = 1$
 $C_L = 1000\text{pF}$

LT1462 • TPC18


APPLICATIONS INFORMATION

Phase Reversal Protection


Most industry standard JFET input single, dual and quad op amps exhibit phase reversal at the output when the negative common mode limit at the input is exceeded. Common mode range is at a premium at $\pm 5V$ supplies. The Figures show a $\pm 5.2V$ sine wave input (Figure 1a), the

response of a competing JFET input op amp in the unity-gain follower mode (Figure 1b) and the response of the LT1462/LT1463 (Figure 1c).


The phase reversal of Figure 1b can cause lock-up in servo systems. The LT1462/LT1463 does not phase-reverse when the common mode input is anywhere within the supplies.



(1a) $\pm 5.2V$ Sine Wave



(1b) Typical JFET Input Op Amp with $\pm 5V$ Supplies




(1c) LT1462/LT1463 Output with $\pm 5V$ Supplies

Figure 1. Voltage Follower with Input Exceeding the Common Mode Range ($V_S = \pm 5V$)


TYPICAL APPLICATIONS

10Hz 4th Order Chebyshev Lowpass Filter (0.01dB Ripple)




TYPICAL OFFSET \approx 0.6mV
 1% TOLERANCES
 FOR $V_{IN} = 10V_{p-p}$, $V_{OUT} = -110dB$ AT $f > 300Hz$
 $V_{OUT} = -6dB$ AT $f = 16Hz$
 THE LOW INPUT BIAS CURRENTS ALLOW THE USE OF HIGH RESISTOR VALUES

Micropower 0.026% Frequency-to-Voltage Converter




LT1462 • TA04

SIMPLIFIED SCHEMATIC




PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

N8 Package
8-Lead PDIP (Narrow 0.300)
 (LTC DWG # 05-08-1510)



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

S8 Package
8-Lead Plastic Small Outline (Narrow 0.150)
 (LTC DWG # 05-08-1610)




*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE


**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

N Package
14-Lead PDIP (Narrow 0.300)
 (LTC DWG # 05-08-1510)




S Package
14-Lead Plastic Small Outline (Narrow 0.150)
 (LTC DWG # 05-08-1610)



TYPICAL APPLICATION

Micropower 0.016% Voltage-to-Frequency Converter



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1057	Dual JFET Input, Precision, High Speed Op Amp	Fast Settling Time, 14V/μs Slew Rate, 5MHz GBW, 450μV V _{OS(MAX)} , 50pA I _{OS(MAX)}
LT1113	Dual Low Noise, Precision, JFET Input Op Amp	6nV/√Hz Input Noise Voltage Density, 480pA I _B , 6.3MHz GBW
LT1169	Dual Low Noise, Picoampere Bias Current, JFET Input Op Amp	20pA I _B , 8nV/√Hz e _n , 5.3MHz GBW, 1.5pF Input Capacitance
LT1457	Dual Precision JFET Input Op Amp C-Load	Drives 10,000pF Capacitive Load, 450μV V _{OS(MAX)} , 4μV/°C Drift
LT1464/LT1465	Dual/Quad Micropower, C-Load Picoampere Bias Current JFET Input Op Amps	Drive 10nF Capacitive Loads, 1MHz GBW

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View LT1462ACS8#TRPBF on WIN SOURCE](#)
- ⊖ [Analog Devices Inc. Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management