



**THE DATASHEET OF  
IS66WV51216DBLL-70BLI**



# IS66WV51216DALL IS66/67WV51216DBLL



AUGUST 2014

## 8Mb LOW VOLTAGE, ULTRA LOW POWER PSEUDO CMOS STATIC RAM

### FEATURES

- High-speed access time:
  - 70ns (IS66WV51216DALL, IS66/67WV51216DBLL)
  - 55ns (IS66/67WV51216DBLL)
- CMOS low power operation
- Single power supply
  - $V_{DD} = 1.7V-1.95V$  (IS66WV51216DALL)
  - $V_{DD} = 2.5V-3.6V$  (IS66/67WV51216DBLL)
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- Lead-free available

### DESCRIPTION


The *ISSI* IS66WV51216DALL and IS66/67WV51216DBLL are high-speed, 8M bit static RAMs organized as 512K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{CS1}$  is HIGH (deselected) or when  $\overline{CS2}$  is LOW (deselected) or when  $\overline{CS1}$  is LOW,  $\overline{CS2}$  is HIGH and both  $\overline{LB}$  and  $\overline{UB}$  are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{UB}$ ) and Lower Byte ( $\overline{LB}$ ) access.

The IS66WV51216DALL and IS66/67WV51216DBLL are packaged in the JEDEC standard 48-ball mini BGA (6mm x 8mm) and 44-Pin TSOP (TYPE II). The device is also available for die sales.

### FUNCTIONAL BLOCK DIAGRAM




Copyright © 2014 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


- the risk of injury or damage has been minimized;
- the user assume all such risks; and
- potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

**PIN CONFIGURATIONS:**

**48-Ball mini BGA (6mm x 8mm)**



**44-Pin TSOP (Type II)**



**PIN DESCRIPTIONS**

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1, CS2	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

## TRUTH TABLE

Mode	$\overline{WE}$	$\overline{CS1}$	CS2	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	I/O PIN		V <sub>DD</sub> Current
							I/O0-I/O7	I/O8-I/O15	
Not Selected	X	H	X	X	X	X	High-Z	High-Z	IsB1, IsB2
	X	X	L	X	X	X	High-Z	High-Z	IsB1, IsB2
	X	X	X	X	H	H	High-Z	High-Z	IsB1, IsB2
Output Disabled	H	L	H	H	L	X	High-Z	High-Z	I <sub>cc</sub>
	H	L	H	H	X	L	High-Z	High-Z	I <sub>cc</sub>
Read	H	L	H	L	L	H	DOUT	High-Z	I <sub>cc</sub>
	H	L	H	L	H	L	High-Z	DOUT	
	H	L	H	L	L	L	DOUT	DOUT	
Write	L	L	H	X	L	H	D <sub>IN</sub>	High-Z	I <sub>cc</sub>
	L	L	H	X	H	L	High-Z	D <sub>IN</sub>	
	L	L	H	X	L	L	D <sub>IN</sub>	D <sub>IN</sub>	

**Note:**


CS2 input signal pin is only available for 48-ball mini BGA package parts. CS2 input is internally enabled for 44-pin TSOP-II package parts.

## OPERATING RANGE (V<sub>DD</sub>)

Range	Ambient Temperature	IS66WV51216DALL (70ns)	IS66WV51216DBLL (55ns, 70ns)	IS67WV51216DBLL (55ns, 70ns)
Industrial	-40°C to +85°C	1.7V - 1.95V	2.5V - 3.6V	-
Automotive, A1	-40°C to +85°C	-	-	2.5V - 3.6V
Automotive, A2	-40°C to +105°C	-	-	2.5V - 3.6V

## POWER-UP INITIALIZATION

IS66WV51216DALL/DBLL and IS67WV51216DBLL include an on-chip voltage sensor used to launch the power-up initialization process. When V<sub>DD</sub> reaches a stable level at or above the V<sub>DD</sub> (min), the device will require 50μs to complete its self-initialization process. During the initialization period,  $\overline{CS}$  should remain HIGH. When initialization is complete, the device is ready for normal operation.



### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.2 to V <sub>DD</sub> +0.3	V
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +85	°C
V <sub>DD</sub>	V <sub>DD</sub> Related to GND	-0.2 to +3.8	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W

**Note:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

V<sub>DD</sub> = 2.5V-3.6V

Symbol	Parameter	Test Conditions	V <sub>DD</sub>	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1 mA	2.5-3.6V	2.2	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	2.5-3.6V	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>(1)</sup>		2.5-3.6V	2.2	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>(1)</sup>		2.5-3.6V	-0.2	0.6	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>		-1	1	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , Outputs Disabled		-1	1	μA

**Notes:**

1. V<sub>ILL</sub> (min.) = -2.0V AC (pulse width < 10ns). Not 100% tested.  
V<sub>IHH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width < 10ns). Not 100% tested.

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

V<sub>DD</sub> = 1.7V-1.95V

Symbol	Parameter	Test Conditions	V <sub>DD</sub>	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	1.7-1.95V	1.4	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	1.7-1.95V	—	0.2	V
V <sub>IH</sub>	Input HIGH Voltage <sup>(1)</sup>		1.7-1.95V	1.4	V <sub>DD</sub> + 0.2	V
V <sub>IL</sub>	Input LOW Voltage <sup>(1)</sup>		1.7-1.95V	-0.2	0.4	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>		-1	1	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , Outputs Disabled		-1	1	μA

**Notes:**

1. V<sub>ILL</sub> (min.) = -1.0V AC (pulse width < 10ns). Not 100% tested.  
V<sub>IHH</sub> (max.) = V<sub>DD</sub> + 1.0V AC (pulse width < 10ns). Not 100% tested.

### CAPACITANCE<sup>(1)</sup>

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	8	pF
C <sub>OUT</sub>	Input/Output Capacitance	V <sub>OUT</sub> = 0V	10	pF

**Note:**

1. Tested initially and after any design or process changes that may affect these parameters.

### AC TEST CONDITIONS

Parameter	1.7V-1.95V (Unit)	2.5V-3.6V (Unit)
Input Pulse Level	0.4V to V <sub>DD</sub> -0.2	0.4V to V <sub>DD</sub> -0.3V
Input Rise and Fall Times	5 ns	5ns
Input and Output Timing and Reference Level	V <sub>REF</sub>	V <sub>REF</sub>
Output Load	See Figures 1 and 2	See Figures 1 and 2

	1.7V - 1.95V	2.5V - 3.6V
R1(Ω)	3070	1029
R2(Ω)	3150	1728
V <sub>REF</sub>	0.9V	1.4V
V <sub>TM</sub>	1.8V	2.8V

### AC TEST LOADS




Figure 1




Figure 2

**1.7V-1.95V POWER SUPPLY CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 70ns	Unit
I <sub>CC</sub>	V <sub>DD</sub> Dynamic Operating Supply Current	V <sub>DD</sub> = Max.,	Com.	20	mA
		I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Ind.	25	
		All Inputs 0.4V or V <sub>DD</sub> - 0.2V	Auto.	30	
I <sub>CC1</sub>	Operating Supply Current	V <sub>DD</sub> = Max., $\overline{CS1} = 0.2V$	Com.	4	mA
		$\overline{WE} = V_{DD} - 0.2V$	Ind.	4	
		CS2 = V <sub>DD</sub> - 0.2V, f = 1MHz	Auto.	10	
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>DD</sub> = Max.,	Com.	0.6	mA
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	Ind.	0.6	
		$\overline{CS1} = V_{IH}$ , CS2 = V <sub>IL</sub> , f = 1 MHz	AUTO.	1	
	<b>OR</b>				
	ULB Control	V <sub>DD</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> $\overline{CS1} = V_{IL}$ , f = 0, $\overline{UB} = V_{IH}$ , $\overline{LB} = V_{IH}$			
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>DD</sub> = Max.,	Com.	100	μA
		$\overline{CS1} \geq V_{DD} - 0.2V$ ,	Ind.	120	
		CS2 ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0	Auto.	150	
	<b>OR</b>				
	ULB Control	V <sub>DD</sub> = Max., $\overline{CS1} = V_{IL}$ , CS2=V <sub>IH</sub> V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0; $\overline{UB} / \overline{LB} = V_{DD} - 0.2V$			

**Note:**

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

**2.5V-3.6V POWER SUPPLY CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 55ns	Unit
I <sub>CC</sub>	V <sub>DD</sub> Dynamic Operating Supply Current	V <sub>DD</sub> = Max.,	Com.	25	mA
		I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Ind.	28	
		All Inputs 0.4V	Auto.	35	
		or V <sub>DD</sub> - 0.3V	typ. <sup>(2)</sup>	15	
I <sub>CC1</sub>	Operating Supply Current	V <sub>DD</sub> = Max., $\overline{CS1} = 0.2V$	Com.	5	mA
		$\overline{WE} = V_{DD} - 0.2V$	Ind.	5	
		CS2 = V <sub>DD</sub> - 0.2V, f = 1MHz	AUTO.	10	
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>DD</sub> = Max.,	Com.	0.6	mA
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	Ind.	0.6	
		$\overline{CS1} = V_{IH}$ , CS2 = V <sub>IL</sub> ,	AUTO.	1	
		f = 1 MHz			
	<b>OR</b>				
	ULB Control	V <sub>DD</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> $\overline{CS1} = V_{IL}$ , f = 0, $\overline{UB} = V_{IH}$ , $\overline{LB} = V_{IH}$			
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>DD</sub> = Max.,	Com.	100	μA
		$\overline{CS1} \geq V_{DD} - 0.2V$ ,	Ind.	130	
		CS2 ≤ 0.2V,	Auto.	150	
		V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0	typ. <sup>(2)</sup>	75	
	<b>OR</b>				
	ULB Control	V <sub>DD</sub> = Max., $\overline{CS1} = V_{IL}$ , CS2 = V <sub>IH</sub> V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0; $\overline{UB} / \overline{LB} = V_{DD} - 0.2V$			

**Note:**

- At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- Typical values are measured at V<sub>DD</sub> = 3.0V, T<sub>A</sub> = 25°C and not 100% tested.

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)


Symbol	Parameter	55 ns		70 ns		Unit
		Min.	Max.	Min.	Max.	
t <sub>RC</sub>	Read Cycle Time	55	—	70	—	ns
t <sub>AA</sub>	Address Access Time	—	55	—	70	ns
t <sub>OHA</sub>	Output Hold Time	10	—	10	—	ns
t <sub>ACS1</sub> /t <sub>ACS2</sub>	$\overline{CS1}/\overline{CS2}$ Access Time	—	55	—	70	ns
t <sub>DOE</sub>	$\overline{OE}$ Access Time	—	25	—	35	ns
t <sub>HZOE<sup>(2)</sup></sub>	$\overline{OE}$ to High-Z Output	—	20	—	25	ns
t <sub>LZOE<sup>(2)</sup></sub>	$\overline{OE}$ to Low-Z Output	5	—	5	—	ns
t <sub>HZCS1</sub> /t <sub>HZCS2<sup>(2)</sup></sub>	$\overline{CS1}/\overline{CS2}$ to High-Z Output	0	20	0	25	ns
t <sub>LZCS1</sub> /t <sub>LZCS2<sup>(2)</sup></sub>	$\overline{CS1}/\overline{CS2}$ to Low-Z Output	10	—	10	—	ns
t <sub>BA</sub>	$\overline{LB}, \overline{UB}$ Access Time	—	55	—	70	ns
t <sub>HZB</sub>	$\overline{LB}, \overline{UB}$ to High-Z Output	0	20	0	25	ns
t <sub>LZB</sub>	$\overline{LB}, \overline{UB}$ to Low-Z Output	0	—	0	—	ns
t <sub>CSM<sup>(3)</sup></sub>	CS# low pulse width	55	15,000	70	15,000	ns

**Notes:**

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to V<sub>DD</sub>-0.2V/0.4V to V<sub>DD</sub>-0.3V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ±100 mV from steady-state voltage. Not 100% tested.
3. Refer to Avoidable Timing and Recommendations for clear definition.


**AC WAVEFORMS**

**READ CYCLE NO. 1<sup>(1,2)</sup>** (Address Controlled) ( $\overline{CS1} = \overline{OE} = V_{IL}$ ,  $CS2 = \overline{WE} = V_{IH}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )



## AC WAVEFORMS

### READ CYCLE NO. 2<sup>(1,3)</sup> ( $\overline{CS1}$ , $CS2$ , $\overline{OE}$ , AND $\overline{UB}/\overline{LB}$ Controlled)



#### Notes:

1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CS1}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .  $CS2 = \overline{WE} = V_{IH}$ .
3. Address is valid prior to or coincident with  $\overline{CS1}$  LOW transition.

**WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)**


Symbol	Parameter	55 ns		70 ns		Unit
		Min.	Max.	Min.	Max.	
t <sub>WC</sub>	Write Cycle Time	55	—	70	—	ns
t <sub>SCS1</sub> /t <sub>SCS2</sub>	$\overline{CS1}/CS2$ to Write End	45	—	60	—	ns
t <sub>AW</sub>	Address Setup Time to Write End	45	—	60	—	ns
t <sub>HA</sub>	Address Hold from Write End	0	—	0	—	ns
t <sub>SA</sub>	Address Setup Time	0	—	0	—	ns
t <sub>PWB</sub>	$\overline{LB}$ , $\overline{UB}$ Valid to End of Write	45	—	60	—	ns
t <sub>PWE</sub> <sup>(4)</sup>	$\overline{WE}$ Pulse Width	45	15,000 <sup>(5)</sup>	60	15,000 <sup>(5)</sup>	ns
t <sub>SD</sub>	Data Setup to Write End	25	—	30	—	ns
t <sub>HD</sub>	Data Hold from Write End	0	—	0	—	ns
t <sub>HZWE</sub> <sup>(3)</sup>	$\overline{WE}$ LOW to High-Z Output	—	20	—	30	ns
t <sub>LZWE</sub> <sup>(3)</sup>	$\overline{WE}$ HIGH to Low-Z Output	5	—	5	—	ns

**Notes:**

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to V<sub>DD</sub>-0.2V/0.4V to V<sub>DD</sub>-0.3V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of  $\overline{CS1}$  LOW, CS2 HIGH and  $\overline{UB}$  or  $\overline{LB}$ , and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured  $\pm 100$  mV from steady-state voltage. Not 100% tested.
4. t<sub>PWE</sub> > t<sub>HZWE</sub> + t<sub>SD</sub> when  $\overline{OE}$  is LOW.
5. Refer to Avoidable Timing and Recommendations for clear definition.

**AC WAVEFORMS**


**WRITE CYCLE NO. 1<sup>(1,2)</sup> ( $\overline{CS1}$  Controlled,  $\overline{OE}$  = HIGH or LOW)**




**Notes:**

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{CS1}$ , CS2 and  $\overline{WE}$  inputs and at least one of the  $\overline{LB}$  and  $\overline{UB}$  inputs being in the LOW state.
2. WRITE = ( $\overline{CS1}$ ) [ ( $\overline{LB}$ ) = ( $\overline{UB}$ ) ] ( $\overline{WE}$ ).


**WRITE CYCLE NO. 2** ( $\overline{WE}$  Controlled:  $\overline{OE}$  is HIGH During Write Cycle)



**WRITE CYCLE NO. 3** ( $\overline{WE}$  Controlled:  $\overline{OE}$  is LOW During Write Cycle)



WRITE CYCLE NO. 4 ( $\overline{UB}/\overline{LB}$  Controlled)



AVOIDABLE TIMING AND RECOMMENDATIONS

Figure 2a




Figure 2b




Figure 2c





Figure 3a



AVOIDABLE TIMING AND RECOMMENDATIONS

Figure 3b





Figure 4



**Notes:**

1. PSRAM uses DRAM cell which needs a REFRESH action periodically to retain the information. This REFRESH action is performed internally as part of a READ cycle or when the device is not selected. A hidden REFRESH action has to be executed by the device at least once every 15 $\mu$ s.
2. Figure 2a shows a timing example in which consecutive READ cycles occurs in intervals less than the  $t_{RC}$  spec while the device is selected for a period of 15 $\mu$ s. This timing should be avoided because output data from these READ cycles are not guaranteed to be valid due to violation of the  $t_{RC}$  spec. This timing also prohibits the device from performing a hidden REFRESH action properly. Examples on how to avoid the timing in Figure 2a are shown in Figure 2b and 2c.
3. Figure 3a shows a timing example in which a single WRITE operation is maintained for a period greater than 15 $\mu$ s. Since a REFRESH action cannot be performed during a WRITE operation, information stored in the device will not be retained if this timing occurs. A WRITE operation is initiated when active LOW signals  $\overline{WE}$ ,  $\overline{CS}$ ,  $\overline{UB}$  and  $\overline{LB}$  are enabled (logic LOW) but any one of these signals can be disabled (logic HIGH) to complete the WRITE operation. Figure 3b is a timing example of using signal  $\overline{CS}$  being disabled to complete the WRITE operation.
4. Since a REFRESH action cannot be performed during a WRITE operation, consecutive WRITE cycles occurring for a total period greater than 15 $\mu$ s are not permitted. However, executing consecutive WRITE cycles greater than 15 $\mu$ s is acceptable if either  $\overline{WE}$ ,  $\overline{CS}$ , or both  $\overline{UB}$  and  $\overline{LB}$ , are disabled (logic HIGH) for a period of at least 5ns or higher and can be done once or multiple times. An example using  $\overline{CS}$  signal is shown in Figure 4

**IS66WV51216DALL**

**Industrial Range: -40°C to +85°C**

**Voltage Range: 1.7V to 1.95V**

<b>Speed (ns)</b>	<b>Order Part No.</b>	<b>Package</b>
70	IS66WV51216DALL-70TLI	TSOP-II, Lead-free
	IS66WV51216DALL-70BLI	mini BGA (6mm x 8mm), Lead-free

**IS66WV51216DBLL**

**Industrial Range: -40°C to +85°C**

**Voltage Range: 2.5V to 3.6V**


<b>Speed (ns)</b>	<b>Order Part No.</b>	<b>Package</b>
55	IS66WV51216DBLL-55TLI	TSOP-II, Lead-free
	T1164A-55TLI	TSOP-II, Lead-free, SPA 1164A
	IS66WV51216DBLL-55BLI	mini BGA (6mm x 8mm), Lead-free
70	IS66WV51216DBLL-70TLI	TSOP-II, Lead-free
	IS66WV51216DBLL-70BLI	mini BGA (6mm x 8mm), Lead-free

**IS67WV51216DBLL**


**Automotive (A1) Range: -40°C to +85°C**

**Voltage Range: 2.5V to 3.6V**

<b>Speed (ns)</b>	<b>Order Part No.</b>	<b>Package</b>
55	IS67WV51216DBLL-55TLA1	TSOP-II, Lead-free
	IS67WV51216DBLL-55BLA1	mini BGA (6mm x 8mm), Lead-free
70	IS67WV51216DBLL-70TLA1	TSOP-II, Lead-free
	IS67WV51216DBLL-70BLA1	mini BGA (6mm x 8mm), Lead-free



	<b>TITLE</b>	<b>REV.</b>	<b>DATE</b>
	44L 400mil TSOP-2 Package Outline	F	06/04/2008



## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View IS66WV51216DBLL-70BLI on WIN SOURCE](#)
- ⊖ [ISSI, Integrated Silicon Solution Inc Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management