



**THE DATASHEET OF  
IS45VM16800E-75BLA1**





**16Mx8, 8Mx16, 4Mx32  
128Mb Mobile Synchronous DRAM**

**JUNE 2011**

**FEATURES**

- Fully synchronous; all signals referenced to a positive clock edge
- Internal bank for hiding row access and pre-charge
- Programmable CAS latency: 2, 3
- Programmable Burst Length: 1, 2, 4, 8, and Full Page
- Programmable Burst Sequence:
- Sequential and Interleave
- Auto Refresh (CBR)
- TCSR (Temperature Compensated Self Refresh)
- PASR (Partial Arrays Self Refresh): 1/16, 1/8, 1/4, 1/2, and Full
- Deep Power Down Mode (DPD)
- Driver Strength Control (DS): 1/4, 1/2, and Full

**OPTIONS**

- Configurations: 16M x 8, 8M x 16, 4M x 32
- Power Supply  
IS42VMxxx – V<sub>DD</sub>/V<sub>DDQ</sub> = 1.8 V
- Packages:  
x8 / x16 – TSOP II (54), BGA (54) [x16 only]  
x32 – TSOP II (86), BGA (90)
- Temperature Range:  
Commercial (0°C to +70°C)  
Industrial (–40 °C to 85 °C)  
Automotive, A1 (–40 °C to 85 °C)  
Automotive, A2 (–40 °C to 105 °C)

**DESCRIPTION**

ISSI's 128Mb Mobile Synchronous DRAM achieves high-speed data transfer using pipeline architecture. All input and output signals refer to the rising edge of the clock input. Both write and read accesses to the SDRAM are burst oriented. The 128Mb Mobile Synchronous DRAM is designed to minimize current consumption making it ideal for low-power applications. Both TSOP and BGA packages are offered, including industrial grade products.

**KEY TIMING PARAMETERS**

Parameter	-75	-10	Unit
CLK Cycle Time			
$\overline{\text{CAS}}$ Latency = 3	7.5	10	ns
$\overline{\text{CAS}}$ Latency = 2	9.6	12	ns
CLK Frequency			
$\overline{\text{CAS}}$ Latency = 3	133	100	Mhz
$\overline{\text{CAS}}$ Latency = 2	104	83	Mhz
Access Time from CLK			
$\overline{\text{CAS}}$ Latency = 3	5.4	8.0	ns
$\overline{\text{CAS}}$ Latency = 2	8.0	9.0	ns

**ADDRESSING TABLE**

Parameter	16M x 8	8M x 16	4M x 32
Configuration	4M x 8 x 4 banks	2M x 16 x 4 banks	1M x 32 x 4 banks
Refresh Count	4K/64ms	4K/64ms	4K/64ms
Row Addressing	A0-A11	A0-A11	A0-A11
Column Addressing	A0-A9	A0-A8	A0-A7
Bank Addressing	BA0, BA1	BA0, BA1	BA0, BA1
Precharge Addressing	A10	A10	A10

Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


- the risk of injury or damage has been minimized;
- the user assume all such risks; and
- potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

## General Description

ISSI's 128Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 1.8V  $V_{DD}/V_{DDQ}$  memory systems containing 134,271,728 bits. Internally configured as a quad-bank DRAM with a synchronous interface. The 128Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVCMOS ( $V_{DD} = 1.8V$ ) compatible. The 128Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during burst access.


A self-timed row precharge initiated at the end of the burst sequence is available with the AUTO PRECHARGE function enabled. Precharge one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation. SDRAM read and write accesses are burst oriented starting at a selected location and continuing for a programmed number of locations in a programmed sequence. The registration of an Active command begins accesses, followed by a Read or Write command. The ACTIVE command in conjunction with address bits registered are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 (x8, x16 and x32) select the row). The READ or WRITE commands in conjunction with address bits registered are used to select the starting column location for the burst access. Programmable READ or WRITE burst lengths consist of 1, 2, 4 and 8 locations, or full page, with a burst terminate option.

## Functional Block Diagram (8Mx16)



## PIN CONFIGURATIONS

54 pin TSOP - Type II for x8




## PIN DESCRIPTIONS: 16Mx8

A0-A11	Row Address Input
A0-A9	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ7	Data I/O
CLK	System Clock Input
CKE	Clock Enable
$\overline{CS}$	Chip Select
$\overline{RAS}$	Row Address Strobe Command
$\overline{CAS}$	Column Address Strobe Command

$\overline{WE}$	Write Enable
DQM	Data Input/Output Mask
V <sub>DD</sub>	Power
V <sub>SS</sub>	Ground
V <sub>DDQ</sub>	Power Supply for I/O Pin
V <sub>SSQ</sub>	Ground for I/O Pin
NC	No Connection

## PIN CONFIGURATIONS

54 pin TSOP - Type II for x16



## PIN DESCRIPTIONS: 8Mx16


A0-A11	Row Address Input
A0-A8	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ15	Data I/O
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

WE	Write Enable
DQML	x16 Lower Byte, Input/Output Mask
DQMH	x16 Upper Byte, Input/Output Mask
VDD	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
VSSQ	Ground for I/O Pin
NC	No Connection

## PIN CONFIGURATION

54-ball fBGA for x16 (Top View) (8.00 mm x 8.00 mm Body, 0.8 mm Ball Pitch)

PACKAGE CODE: B




### PIN DESCRIPTIONS: 8Mx16

A0-A11	Row Address Input
A0-A8	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ15	Data I/O
CLK	System Clock Input
CKE	Clock Enable
$\overline{CS}$	Chip Select
$\overline{RAS}$	Row Address Strobe Command
$\overline{CAS}$	Column Address Strobe Command

$\overline{WE}$	Write Enable
DQML	x16 Lower Byte Input/Output Mask
DQMH	x16 Upper Byte Input/Output Mask
V <sub>DD</sub>	Power
V <sub>SS</sub>	Ground
V <sub>DDQ</sub>	Power Supply for I/O Pin
V <sub>SSQ</sub>	Ground for I/O Pin
NC	No Connection

## PIN CONFIGURATIONS

86 pin TSOP - Type II for x32




### PIN DESCRIPTIONS: 4Mx32

A0-A11	Row Address Input
A0-A7	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ31	Data I/O
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

WE	Write Enable
DQM0-DQM3	x32 Input/Output Mask
VDD	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
VssQ	Ground for I/O Pin
NC	No Connection

## PIN CONFIGURATION

PACKAGE CODE: B 90 BALL FBGA (Top View) (8.00 mm x 13.00 mm Body, 0.8 mm Ball Pitch)



### PIN DESCRIPTIONS: 4Mx32

A0-A11	Row Address Input
A0-A7	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ31	Data I/O
CLK	System Clock Input
CKE	Clock Enable
$\overline{\text{CS}}$	Chip Select
$\overline{\text{RAS}}$	Row Address Strobe Command
$\overline{\text{CAS}}$	Column Address Strobe Command

$\overline{\text{WE}}$	Write Enable
DQM0-DQM3	x32 Input/Output Mask
V <sub>DD</sub>	Power
V <sub>SS</sub>	Ground
V <sub>DDQ</sub>	Power Supply for I/O Pin
V <sub>SSQ</sub>	Ground for I/O Pin
NC	No Connection

## Mobile SDRAM Functionality

ISSI's 128Mb Mobile SDRAMs are pin compatible and have similar functionality with ISSI's standard SDRAMs, but offer lower operating voltages and power saving features. For detailed descriptions of pin functions, command truth tables, functional truth tables, device operation as well as timing diagrams please refer to ISSI document "Mobile Synchronous DRAM Device Operations & Timing Diagrams" listed at [www.issi.com](http://www.issi.com)

## REGISTER DEFINITION

### Mode Register (MR) & Extended Mode Register (EMR)

There are two mode registers in the Mobile SDRAM; Mode Register (MR) and Extended Mode Register (EMR). The Mode Register is discussed below, followed by the Extended Mode Register. The Mode Register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of burst length, a burst type, CAS Latency, operating mode, and a write burst mode. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

The EMR controls the functions beyond those controlled by the MR. These additional functions are special features of the Mobile SDRAM. They include temperature-compensated self refresh (TCSR) control, partial-array self refresh (PASR), and output drive strength. The EMR is programmed via the MODE REGISTER SET command with BA1 = 1 and BA0 = 0 and retains the stored information until it is programmed again or the device loses power. Not programming the extended mode register upon initialization will result in default settings for the low-power features. The extended mode will default with the temperature sensor enabled, full drive strength, and full array (all 4 banks) refresh.


### Mode Register Definition

The MR is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Figure MODE REGISTER DEFINITION. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0 - M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4 - M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the WRITE burst mode, and M10, M11, and M12 are reserved for future use.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

## MODE REGISTER DEFINITION



## Burst Length

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in MODE REGISTER DEFINITION. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A7 (x32), A1-A8 (x16) or A1-A9 (x8) when the burst length is set to two; by A2-A7 (x32), A2-A8 (x16) or A2-A9 (x8) when the burst length is set to four; and by A3-A7 (x32), A3-A8 (x16) or A3-A9 (x8) when the burst length is set to eight. The remaining (least significant) address bit(s) are used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

## Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in BURST DEFINITION table.

## BURST DEFINITION

Burst Length	Starting Column Address			Order of Accesses Within a Burst	
				Type = Sequential	Type = Interleaved
<b>A 0</b>					
2	0			0-1	0-1
	1			1-0	1-0
<b>A 1 A 0</b>					
4	0		0	0-1-2-3	0-1-2-3
	0		1	1-2-3-0	1-0-3-2
	1		0	2-3-0-1	2-3-0-1
	1		1	3-0-1-2	3-2-1-0
<b>A 2 A 1 A 0</b>					
8	0		0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0		1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0		0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0		1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1		0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1		1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1		0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1		1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full	n = A0-A7 (x32)			Cn, Cn + 1, Cn + 2	Not Supported
Page	n = A0-A8 (x16)			Cn + 3, Cn + 4...	
(y)	n = A0-A9 (x8)			...Cn - 1,	
	(location 0-y)			Cn...	

## CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in CAS Latency diagrams.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

## Operating Mode


The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

### Write Burst Mode

When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

### CAS LATENCY





Every cell in the DRAM requires refreshing due to the capacitor losing its charge over time. The refresh rate is dependent on temperature. At higher temperatures a capacitor loses charge quicker than at lower temperatures, requiring the cells to be refreshed more often. Historically, during self refresh, the refresh rate has been set to accommodate the worst case, or highest temperature range, expected. Thus, during ambient temperatures, the power consumed during refresh was unnecessarily high because the refresh rate was set to accommodate the higher temperatures. Setting E4 and E3 allows the DRAM to accommodate more specific temperature regions during self refresh. The default for ISSI 128Mb Mobile SDRAM is TCSR = 85°C to guarantee refresh operation. This mode of operation has a higher current consumption because the self refresh oscillator is set to refresh the SDRAM cells more often than needed. By using an external temperature sensor to determine the operating temperature the Mobile SDRAM can be programmed for lower temperature and refresh rates, effectively reducing current consumption by a significant amount. There are four temperature settings, which will vary the self refresh current according to the selected temperature. This selectable refresh rate will save power when the Mobile DRAM is operating at normal temperatures.

### Partial-Array Self Refresh (PASR)

For further power savings during self refresh, the PASR feature allows the controller to select the amount of memory that will be refreshed during self refresh. The refresh options are all banks (banks 0, 1, 2, and 3); two banks (banks 0 and 1); and one bank (bank 0). In addition partial amounts of bank 0 (half or quarter of the bank) may be selected. WRITE and READ commands occur to any bank selected during standard operation, but only the selected banks in PASR will be refreshed during self refresh. It's important to note that data in banks 2 and 3 will be lost when the two-bank option is used. Data will be lost in banks 1, 2, and 3 when the one-bank option is used.

### Driver Strength (DS)

Bits E5 and E6 of the EMR can be used to select the driver strength of the DQ outputs. This value should be set according to the application's requirements. The default is Full Driver Strength.

### Deep Power Down (DPD)

Deep power down mode is for maximum power savings and is achieved by shutting down power to the entire memory array of the mobile device. Data will be lost once deep power down mode is executed.

DPD mode is entered by having all banks idle,  $\overline{CS}$  and  $\overline{WE}$  held low, with  $\overline{RAS}$  and  $\overline{CAS}$  HIGH at the rising edge of the clock, while CKE is LOW. CKE must be held LOW during DPD mode. To exit DPD mode, CKE must be asserted HIGH. Upon exit from DPD mode, at least 200 $\mu$ s of valid clocks with either NOP or COMMAND INHIBIT commands are applied to the command bus, followed by a full Mobile SDRAM initialization sequence, is required. This mode is not supported with  $T_A > 85^\circ\text{C}$ .

## ELECTRICAL SPECIFICATIONS

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameters	Rating	Unit	
V <sub>DD MAX</sub>	Maximum Supply Voltage	-0.35 to +2.8	V	
V <sub>DDQ MAX</sub>	Maximum Supply Voltage for Output Buffer	-0.35 to +2.8	V	
V <sub>IN</sub>	Input Voltage	-0.35 to V <sub>DDQ</sub> + 0.5	V	
V <sub>OUT</sub>	Output Voltage	-0.35 to V <sub>DDQ</sub> + 0.5	V	
P <sub>D MAX</sub>	Allowable Power Dissipation	1	W	
I <sub>CS</sub>	Output Shorted Current	50	mA	
T <sub>OPR</sub>	Operating Temperature	Com.	0 to +70	°C
		Ind.	-40 to +85	°C
		Automotive, A1	-40 to +85	°C
		Automotive, A2	-40 to +105	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C	

#### Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are referenced to V<sub>SS</sub>.

### CAPACITANCE CHARACTERISTICS - x8, x16

Symbol	Parameters	Min.	Max.	Unit
C <sub>IN1</sub>	Input Capacitance: CLK	2.5	3.5	pF
C <sub>IN2</sub>	Input Capacitance: All Other Input Pins	2.5	3.8	pF
C <sub>I/O</sub>	Data Input/Output Capacitance: I/Os	4.0	6.5	pF

### CAPACITANCE CHARACTERISTICS - x32

Symbol	Parameters	Min.	Max.	Unit
C <sub>IN1</sub>	Input Capacitance: CLK	2.5	3.5	pF
C <sub>IN2</sub>	Input Capacitance: All Other Input Pins	2.5	3.8	pF
C <sub>I/O</sub>	Data Input/Output Capacitance: I/Os	4.0	6.5	pF

## DC RECOMMENDED OPERATING CONDITIONS

### IS42VMxxx - 1.8V Operation

Symbol	Parameters	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	1.7	1.8	1.95	V
V <sub>DDQ</sub>	I/O Supply Voltage	1.7	1.8	1.95	V
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage	0.8 x V <sub>DDQ</sub>	–	V <sub>DDQ</sub> +0.3	V
V <sub>IL</sub> <sup>(2)</sup>	Input Low Voltage	-0.3	–	0.3	V
I <sub>IL</sub>	Input Leakage Current (0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> )	-1	–	+1	μA
I <sub>OL</sub>	Output Leakage Current (Output disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> )	-1.5	–	+1.5	μA
V <sub>OH</sub>	Output High Voltage Current (I <sub>OH</sub> = -100μA)	0.9 x V <sub>DDQ</sub>	–	–	V
V <sub>OL</sub>	Output Low Voltage Current (I <sub>OL</sub> = 100μA)	–	–	0.2	V

Notes:

1. V<sub>IH</sub> (overshoot): V<sub>IH</sub> (max) = V<sub>DDQ</sub> + 1.2V (pulse width < 3ns).
2. V<sub>IL</sub> (undershoot): V<sub>IH</sub> (min) = -1.2V (pulse width < 3ns).

**DC ELECTRICAL CHARACTERISTICS VDD = 1.8V x8 and x16**

Symbol	Parameter	Test Condition	-75	-10	Unit
I <sub>DD1</sub> <sup>(1)</sup>	Operating Current	One Bank Active, CL = 3, BL = 1, tCLK = tCLK(min), tRC = tRC(min)	90	60	mA
I <sub>DD2P</sub> <sup>(4)</sup>	Precharge Standby Current (In Power-Down Mode)	CKE ≤ V <sub>IL</sub> (max), tCK = 15ns $\overline{CS} \geq V_{DD} - 0.2V$	1	1	mA
I <sub>DD2PS</sub> <sup>(4)</sup>	Precharge Standby Current With Clock Stop (In Power-Down Mode)	CKE ≤ V <sub>IL</sub> (max), CLK ≤ V <sub>IL</sub> (max) $\overline{CS} \geq V_{DD} - 0.2V$	1	1	mA
I <sub>DD2N</sub> <sup>(2)</sup>	Precharge Standby Current (In Non Power-Down Mode)	$\overline{CS} \geq V_{DD} - 0.2V$ , CKE ≥ V <sub>IH</sub> (min) tCK = 15 ns	17	17	mA
I <sub>DD2NS</sub>	Precharge Standby Current With Clock Stop (In Non-Power Down Mode)	$\overline{CS} \geq V_{DD} - 0.2V$ , CKE ≥ V <sub>IH</sub> (min) All Inputs Stable	7	7	mA
I <sub>DD3P</sub> <sup>(2)</sup>	Active Standby Current (In Power-Down Mode)	CKE ≤ V <sub>IL</sub> (max), $\overline{CS} \geq V_{DD} - 0.2V$ tCK = 15 ns	2.5	2.5	mA
I <sub>DD3PS</sub>	Active Standby Current With Clock Stop (In Power-Down Mode)	CKE ≤ V <sub>IL</sub> (max), CLK ≤ V <sub>IL</sub> (max) $\overline{CS} \geq V_{DD} - 0.2V$	1.5	1.5	mA
I <sub>DD3N</sub> <sup>(2)</sup>	Active Standby Current (In Non Power-Down Mode)	$\overline{CS} \geq V_{DD} - 0.2V$ , CKE ≥ V <sub>IH</sub> (min) tCK = 15 ns	20	20	mA
I <sub>DD3NS</sub>	Active Standby Current With Clock Stop (In Non Power-Down Mode)	$\overline{CS} \geq V_{DD} - 0.2V$ , CKE ≥ V <sub>IH</sub> (min) All Inputs Stable	10	10	mA
I <sub>DD4</sub>	Operating Current	All Banks Active, BL = Full, CL = 3 tCK = tCK(min)	110	75	mA
I <sub>DD5</sub>	Auto-Refresh Current	tRC = tRC(min), tCLK = tCLK(min)	150	120	mA
I <sub>DD6</sub> <sup>(5)</sup>	Self-Refresh Current	CKE ≤ 0.2V	1.2	1.2	mA
I <sub>DD7</sub> <sup>(5)</sup>	Self-Refresh: CKE = LOW; tCK = tCK (MIN); Address, Control, and Data bus inputs are stable	Full Array, 85°C Full Array, 45°C Half Array, 85°C Half Array, 45°C 1/4th Array, 85°C 1/4th Array, 45°C 1/8th Array, 85°C 1/8th Array, 45°C 1/16th Array, 85°C 1/16th Array, 45°C	1200 900 1000 750 900 675 850 640 800 600		μA
I <sub>ZZ</sub> <sup>(3,4)</sup>	Deep Power Down Current	CKE ≤ 0.2V	15	15	μA

Notes:

1. I<sub>DD</sub> (max) is specified at the output open condition.
2. Input signals are changed one time during 30ns.
3. I<sub>ZZ</sub> values shown are nominal at 25°C. I<sub>ZZ</sub> is not tested.
4. Tested after 500ms delay.
5. Self-Refresh Mode is not supported for A2 grade with TA > 85 °C.

**DC ELECTRICAL CHARACTERISTICS VDD = 1.8V x32**

Symbol	Parameter	Test Condition	-75	-10	Unit
I <sub>DD1</sub> <sup>(1)</sup>	Operating Current	One Bank Active, CL = 3, BL = 1, tCLK = tCLK(min), tRC = tRC(min)	110	90	mA
I <sub>DD2P</sub> <sup>(4)</sup>	Precharge Standby Current (In Power-Down Mode)	CKE ≤ V <sub>IL</sub> (max), tCK = 15ns $\overline{CS} \geq V_{DD} - 0.2V$	1	1	mA
I <sub>DD2PS</sub> <sup>(4)</sup>	Precharge Standby Current With Clock Stop (In Power-Down Mode)	CKE ≤ V <sub>IL</sub> (max), CLK ≤ V <sub>IL</sub> (max) $\overline{CS} \geq V_{DD} - 0.2V$	1	1	mA
I <sub>DD2N</sub> <sup>(2)</sup>	Precharge Standby Current (In Non Power-Down Mode)	$\overline{CS} \geq V_{DD} - 0.2V$ , CKE ≥ V <sub>IH</sub> (min) tCK = 15 ns	17	17	mA
I <sub>DD2NS</sub>	Precharge Standby Current With Clock Stop (In Non-Power Down Mode)	$\overline{CS} \geq V_{DD} - 0.2V$ , CKE ≥ V <sub>IH</sub> (min) All Inputs Stable	7	7	mA
I <sub>DD3P</sub> <sup>(2)</sup>	Active Standby Current (In Power-Down Mode)	CKE ≤ V <sub>IL</sub> (max), $\overline{CS} \geq V_{DD} - 0.2V$ tCK = 15 ns	2.5	2.5	mA
I <sub>DD3PS</sub>	Active Standby Current With Clock Stop (In Power-Down Mode)	CKE ≤ V <sub>IL</sub> (max), CLK ≤ V <sub>IL</sub> (max) $\overline{CS} \geq V_{DD} - 0.2V$	1.5	1.5	mA
I <sub>DD3N</sub> <sup>(2)</sup>	Active Standby Current (In Non Power-Down Mode)	$\overline{CS} \geq V_{DD} - 0.2V$ , CKE ≥ V <sub>IH</sub> (min) tCK = 15 ns	25	25	mA
I <sub>DD3NS</sub>	Active Standby Current With Clock Stop (In Non Power-Down Mode)	$\overline{CS} \geq V_{DD} - 0.2V$ , CKE ≥ V <sub>IH</sub> (min) All Inputs Stable	10	10	mA
I <sub>DD4</sub>	Operating Current	All Banks Active, BL = Full, CL = 3 tCK = tCK(min)	120	90	mA
I <sub>DD5</sub>	Auto-Refresh Current	tRC = tRC(min), tCLK = tCLK(min)	140	120	mA
I <sub>DD6</sub> <sup>(5)</sup>	Self-Refresh Current	CKE ≤ 0.2V	1.2	1.2	mA
I <sub>DD7</sub> <sup>(5)</sup>	Self-Refresh: CKE = LOW; tCK = tCK (MIN); Address, Control, and Data bus inputs are stable	Full Array, 85°C Full Array, 45°C Half Array, 85°C Half Array, 45°C 1/4th Array, 85°C 1/4th Array, 45°C 1/8th Array, 85°C 1/8th Array, 45°C 1/16th Array, 85°C 1/16th Array, 45°C	1200 900 1000 750 900 675 850 640 800 600		μA
I <sub>ZZ</sub> <sup>(3,4)</sup>	Deep Power Down Current	CKE ≤ 0.2V	15	15	μA

Notes:

- I<sub>DD</sub> (max) is specified at the output open condition.
- Input signals are changed one time during 30ns.
- I<sub>ZZ</sub> values shown are nominal at 25°C. I<sub>ZZ</sub> is not tested.
- Tested after 500ms delay.
- Self-Refresh Mode is not supported for A2 grade with TA > 85 °C.

## AC ELECTRICAL CHARACTERISTICS <sup>(1, 2, 3)</sup>

Symbol	Parameter		-75		-10		Unit
			Min.	Max.	Min.	Max.	
tCK3	Clock Cycle Time	CAS Latency = 3	7.5	–	10	–	ns
tCK2		CAS Latency = 2	9.6	–	12	–	ns
tAC3	Access Time From CLK	CAS Latency = 3	–	5.4	–	8.0	ns
tAC2		CAS Latency = 2	–	8.0	–	9.0	ns
tCHI	CLK HIGH Level Width		2.5	–	2.5	–	ns
tCL	CLK LOW Level Width		2.5	–	2.5	–	ns
tOH	Output Data Hold Time	CAS Latency = 3	2.7	–	2.7	–	ns
		CAS Latency = 2	2.7	–	2.7	–	ns
tLZ	Output LOW Impedance Time		0	–	0	–	ns
tHZ3	Output HIGH Impedance Time	CAS Latency = 3	2.7	5.4	2.7	8.0	ns
tHZ2		CAS Latency = 2	2.7	8.0	2.7	9.0	
tDS	Input Data Setup Time <sup>(2)</sup>		1.5	–	1.5	–	ns
tDH	Input Data Hold Time <sup>(2)</sup>		1.0	–	1.0	–	ns
tAS	Address Setup Time <sup>(2)</sup>		1.5	–	1.5	–	ns
tAH	Address Hold Time <sup>(2)</sup>		1.0	–	1.0	–	ns
tCKS	CKE Setup Time <sup>(2)</sup>		1.5	–	1.5	–	ns
tCKH	CKE Hold Time <sup>(2)</sup>		1.0	–	1.0	–	ns
tCS	Command Setup Time ( $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , DQM) <sup>(2)</sup>		1.5	–	1.5	–	ns
tCH	Command Hold Time ( $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , DQM) <sup>(2)</sup>		1.0	–	1.0	–	ns
tRC	Command Period (REF to REF / ACT to ACT)		67.5	–	90	–	ns
tRAS	Command Period (ACT to PRE)		45	100K	60	100K	ns
tRP	Command Period (PRE to ACT)		19	–	24	–	ns
tRCD	Active Command to Read/Write Command Delay Time		19	–	24	–	ns
tRRD	Command Period (ACT [0] to ACT [1])		15	–	20	–	ns
tDPL	Input Data to Precharge Command Delay Time		15	–	20	–	ns
tDAL	Input Data to Active/Refresh Command Delay Time (During Auto-Precharge)		37.5	–	48	–	ns
tMRD	Mode Register Program Time		15	–	20	–	ns
tDDE	Power Down Exit Setup Time		7.5	–	10	–	ns
tXSR	Exit Self-Refresh to Active Time <sup>(4)</sup>		75	–	100	–	ns
tT	Transition Time		0.3	1.2	0.3	1.2	ns
tREF	Refresh Cycle Time (4096)	TA ≤ 85 °C	–	64	–	64	ms
tREF	Refresh Cycle Time (4096)	TA ≤ 105 °C / A2 only	–	16	–	16	ms

Notes:

1. The power-on sequence must be executed before starting memory operation.
2. Measured with tT = 1 ns. If clock rising time is longer than 1ns, (tR / 2 - 0.5) ns should be added to the parameter.
3. The reference level is 1.4V when measuring input signal timing. Rise and fall times are measured between V<sub>IH</sub>(min.) and V<sub>IL</sub> (max).
4. Self-Refresh Mode is not supported for A2 grade with TA > 85 °C.

## OPERATING FREQUENCY / LATENCY RELATIONSHIPS

SYMBOL	PARAMETER	-75	-10	UNITS
—	Clock Cycle Time	7.5	10	ns
—	Operating Frequency	133	100	MHz
t <sub>CAC</sub>	CAS Latency	3	3	cycle
t <sub>RCD</sub>	Active Command To Read/Write Command Delay Time	3	3	cycle
t <sub>RAC</sub>	RAS Latency (t <sub>RCD</sub> + t <sub>CAC</sub> ) $\overline{\text{CAS}}$ Latency = 3	6	6	cycle
t <sub>RC</sub>	Command Period (REF to REF / ACT to ACT)	9	9	cycle
t <sub>RAS</sub>	Command Period (ACT to PRE)	6	6	cycle
t <sub>RP</sub>	Command Period (PRE to ACT)	3	3	cycle
t <sub>RRD</sub>	Command Period (ACT[0] to ACT [1])	2	2	cycle
t <sub>CCD</sub>	Column Command Delay Time (READ, READA, WRIT, WRITA)	1	1	cycle
t <sub>DPL</sub>	Input Data To Precharge Command Delay Time	2	2	cycle
t <sub>DAL</sub>	Input Data To Active/Refresh Command Delay Time (During Auto-Precharge)	5	5	cycle
t <sub>RB</sub>	Burst Stop Command To Output in HIGH-Z Delay Time (Write) $\overline{\text{CAS}}$ Latency = 3	3	3	cycle
t <sub>WB</sub>	Burst Stop Command To Input in Invalid Delay Time (Write)	0	0	cycle
t <sub>RQ</sub>	Precharge Command To Output in HIGH-Z Delay Time (Read) $\overline{\text{CAS}}$ Latency = 3	3	3	cycle
t <sub>WD</sub>	Precharge Command To Input in Invalid Delay Time (Write)	0	0	cycle
t <sub>PQ</sub>	Last Output To Auto-Precharge Start Time (Read) $\overline{\text{CAS}}$ Latency = 3	-2	-2	cycle
t <sub>QMD</sub>	DQM To Output Delay Time (Read)	2	2	cycle
t <sub>DMD</sub>	DQM To Input Delay Time (Write)	0	0	cycle
t <sub>MRD</sub>	Mode Register Set To Command Delay Time	2	2	cycle

**Ordering Information – V<sub>DD</sub> = 1.8V**

**Commercial Range: (0°C to +70°C)**

Configuration	Frequency (MHz)	Speed (ns)	Order Part No.	Package
8Mx16	133	7.5	IS42VM16800E-75BL	54-Ball BGA, Lead-free
4Mx32	133	7.5	IS42VM32400E-75BL	90-Ball BGA, Lead-free

**Industrial Range: (-40°C to 85°C)**


Configuration	Frequency (MHz)	Speed (ns)	Order Part No.	Package
16Mx8	133	7.5	IS42VM81600E-75TLI	54-pin TSOP II, Lead-free
8Mx16	133	7.5	IS42VM16800E-75TLI	54-pin TSOP II, Lead-free
			IS42VM16800E-75BLI	54-Ball BGA, Lead-free
4Mx32	133	7.5	IS42VM32400E-75TLI	86-pin TSOP II, Lead-free
			IS42VM32400E-75BLI	90-Ball BGA, Lead-free
	100	10	IS42VM32400E-10TLI	86-pin TSOP II, Lead-free
			IS42VM32400E-10BLI	90-Ball BGA, Lead-free


**Automotive Range A1: (-40°C to 85°C)**

Configuration	Frequency (MHz)	Speed (ns)	Order Part No.	Package
8Mx16	133	7.5	IS45VM16800E-75BLA1	54-Ball BGA, Lead-free
4Mx32	133	7.5	IS45VM32400E-75BLA1	90-Ball BGA, Lead-free


**Automotive Range A2: (-40°C to 105°C)**

Configuration	Frequency (MHz)	Speed (ns)	Order Part No.	Package
8Mx16	133	7.5	IS45VM16800E-75BLA2	54-Ball BGA, Lead-free
4Mx32	133	7.5	IS45VM32400E-75BLA2	90-Ball BGA, Lead-free





<b>ISSI</b>	<b>TITLE</b>	<b>54L 8x8mm TF-BGA</b> Package Outline	<b>REV.</b>	<b>A</b>	<b>DATE</b>	10/17/2007
-------------	--------------	--	-------------	----------	-------------	------------



**ISSI**

**TITLE**


**86L 400mil TSOP-2**  
Package Outline

**REV.**

**E**

**DATE**

09/26/2006



	<b>TITLE</b>	90L 8x13mm TF-BGA Package Outline	<b>REV.</b>	<b>B</b>	<b>DATE</b>	08/14/2008
--	--------------	--------------------------------------	-------------	----------	-------------	------------

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View IS45VM16800E-75BLA1 on WIN SOURCE](#)
-  [ISSI, Integrated Silicon Solution Inc Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management