

FEATURES

- Low current consumption: 1.95 mA typical
- High phase frequency detector rate: 140 MHz
- Hardware pin-programmable clock multiplication ratios: 1×/5×/10×
- Lock detect indicator
- Power-down mode (0.8 μA typical)
- 8-lead MSOP package: 4.9 mm × 3.0 mm

APPLICATIONS

- Low jitter clock generation
- Low bandwidth (BW) jitter attenuation
- Low frequency phase-locked loops (PLLs)
- Frequency translation
- Oven controlled crystal oscillator (OCXO) frequency multipliers
- Phase lock clean high frequency references to 10 MHz equipment

GENERAL DESCRIPTION

Together with an external loop filter and a voltage controlled crystal oscillator (VCXO), the HMC1031 forms a complete clock generator solution targeted at low frequency jitter attenuation and reference clock generation applications.

The HMC1031 features a low power integer N divider, supporting divide ratios of 1, 5, and 10, which is controlled via external hardware pins and requires no serial port.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

13353-001

The integrated phase detector and charge pump are capable of operating at up to 140 MHz, and a maximum VCXO input of 500 MHz ensures frequency compliance with a wide variety of system clocks and VCXOs.

Additional features include an integrated lock detect indicator available on a dedicated hardware pin, and a built in power-down mode.

The HMC1031 is housed in an 8-lead MSOP package.

TABLE OF CONTENTS

Features	1	Typical Performance Characteristics	7
Applications.....	1	Applications Information	10
Functional Block Diagram	1	Jitter Attenuation	10
General Description	1	Frequency Translation	10
Revision History	2	Loop Bandwidths with HMC1031	10
Specifications.....	3	Using VCOs/VCXOs with Negative Tuning Slope	10
Electrical Specifications.....	3	Lock Detector	10
Absolute Maximum Ratings.....	4	Printed Circuit Board (PCB)	11
ESD Caution.....	4	Outline Dimensions	13
Pin Configuration and Function Descriptions.....	5	Ordering Guide	13
Interface Schematics.....	6		

REVISION HISTORY

10/15—v02.0215 to Rev. C

This Hittite Microwave Products data sheet has been reformatted to meet the styles and standards of Analog Devices, Inc.

Changed MS8E to MSOP and VCO Input to VCOIN...Throughout Changes to Features Section..... 1

Changes to Figure 3, Figure 4, and Figure 6

Deleted GND Interface Schematic; Renumbered Sequentially.. 7

Change to Figure 17

Changes to Lock Detector Section

Changes to Figure 25.....

Updated Outline Dimensions

Changes to Ordering Guide

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

$T_A = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, unless otherwise specified.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLY VOLTAGE		2.7	3.3	3.5	V
OPERATING TEMPERATURE		-40	+27	+85	$^\circ\text{C}$
FREQUENCY ¹					
Reference Input ²				140	MHz
VCO Input				500	MHz
CHARGE PUMP					
Current			50		μA
Output Range ³			0.2 to $V_{CC} - 0.4$		V
INPUT					
Voltage Swing (Reference and VCOIN Inputs) ¹	Externally ac-coupled to the chip ²	0.1		3.5	V p-p
REFIN, VCOIN DC Bias	$0.5 \times V_{CC}$ approximately		1.65		V
Duty Cycle		40		60	%
Impedance at 50 MHz	Applicable to REFIN and VCOIN pins		3600 4		ΩpF
DIVIDE RATIOS	VCO/VCXO feedback divider		1/5/10		
FIGURE OF MERIT (FOM) ⁴					
Floor	Divide by 10	-212	-208	-204	dBc/Hz
Flicker		-254	-252	-248	dBc/Hz
PHASE AND FLICKER NOISE					
Flicker Noise (PN_{FLICK})	$PN_{\text{FLICK}} = \text{Flicker FOM} + 20\log(f_{\text{VCXO}}) - 10\log(f_{\text{OFFSET}})$, where f_{VCXO} is the VCXO frequency and f_{OFFSET} is the offset frequency		Determined by formula		
Phase Noise Floor (PN_{FLOOR})	$PN_{\text{FLOOR}} = \text{Floor FOM} + 10\log(f_{\text{PD}}) + 20\log(f_{\text{VCXO}}/f_{\text{PD}})$, where f_{PD} is the phase detector frequency		Determined by formula		
CURRENT					
Supply ⁵	100 MHz reference = VCXO, $V_{CC} = 3.3\text{ V}$		1.95		mA
Power-Down ⁶	$V_{CC} = 3.0\text{ V}$, 25°C , $D0 = 0$, $D1 = 0$		0.05		μA
	$V_{CC} = 3.3\text{ V}$, 85°C		0.8		μA
	$V_{CC} = 3.6\text{ V}$, 85°C		1		μA
LOCK DETECT OUTPUT CURRENT	CMOS output level			3	mA

¹ The REFIN and VCOIN inputs must be ac-coupled to the HMC1031. The peak input level must not exceed $V_{CC} + 0.4\text{ V}$ with respect to GND.

² The lower limit of operation, 0.1 MHz, is limited by off chip ac coupling. Select the size of the ac coupling capacitor such that the impedance, relative to the 3.6 k Ω input impedance of the device and any termination impedances on the evaluation board (50 Ω by default), is insignificant.

³ The PLL may lock in the voltage range of 0.2 V to $V_{CC} - 0.4\text{ V}$. However, the charge pump gain may be reduced. See Figure 14 for charge pump compliance.

⁴ See Figure 20 and Figure 21 for additional flicker FOM and floor FOM data, respectively.

⁵ See Figure 17 for additional supply current data. Base frequency: 100 MHz; base V_{CC} : 3.3 V, 0.8 mA/V to 1 mA/V; base phase frequency detector (PFD) current: 1.8 mA, 8 $\mu\text{A}/\text{MHz}$; base divider current: 1.15 mA, 15 $\mu\text{A}/\text{MHz}$. For example, the device current for a 10 MHz reference and 50 MHz VCO at 3.0 V V_{CC} can be calculated as: $\Delta\text{PFD current} = (10 - 100) \times (8 \times 10^{-6}) = -0.72\text{ mA}$, $\Delta\text{DIV current} = (50 - 100) \times (15 \times 10^{-6}) = -0.75\text{ mA}$, device current = $(1.8 - 0.72) + (1.15 - 0.75) = 1.48\text{ mA}$ at 3.3 V V_{CC} . At 3 V, the V_{CC} device current is approximately: $1.48 - (0.85 \times 10^{-3}) \times (3.3 - 3.0) = 1.225\text{ mA}$.

⁶ In power-down mode, the REFIN/VCOIN inputs and charge pump outputs are tristated. The power-down leakage current is measured without any signal applied to the HMC1031.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
VCC to GND	-0.3 V to +3.6 V
D0, D1 Pins to GND	-0.3 V to +3.6 V
Maximum REFIN Input Voltage	VCC + 0.4 V
Maximum VCOIN Input Voltage	VCC + 0.4 V
Maximum Junction Temperature	125°C
Maximum Peak Reflow Temperature (MSL1)	260°C
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Thermal Resistance	0.2°C/mW
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	40 sec
ESD Sensitivity (Human Body Model (HBM))	Class 2

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VCC	Supply Voltage (3.3 V Typical).
2	REFIN	Reference Input. REFIN is an externally ac-coupled reference frequency input.
3	LKDOP	Lock Detect Output, CMOS Drive.
4, 5	D0, D1	Integer N Division Ratio Selection. D0 and D1 are the CMOS inputs used to specify the integer N division ratio. See Table 4.
6	VCOIN	Voltage Controlled Oscillator Input. VCOIN is an ac-coupled VCO/VCXO input.
7	CP	Charge Pump Output.
8	GND	Ground.

Table 4. Frequency Multiplication Truth Table

D0	D1	PLL Feedback Division Ratio (N) ¹
0	0	Power-down mode
1	0	Divide by 1
0	1	Divide by 5
1	1	Divide by 10

¹ Set by SW1 in the evaluation PCB schematic (see Figure 24).

INTERFACE SCHEMATICS




Figure 3. REFIN Interface Schematic




Figure 6. VCOIN Interface Schematic




Figure 4. LKDOP Interface Schematic




Figure 7. CP Interface Schematic




Figure 5. D0, D1 Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS

T_A = 25°C, VCC = 3.3 V, unless otherwise specified.




Figure 8. 10 MHz to 100 MHz with Noisy Reference Phase Noise; Loop Filter Value: C8 = 4.7 nF, R7 = 1.2 kΩ, C9 = 62 μF, Loop Filter BW = 8 Hz, VCXO = 100 MHz Crystek CVHD-950




Figure 11. 10 MHz to 50 MHz with Noisy Reference Phase Noise; Loop Filter Value: C8 = 220 nF, R7 = 3.3 kΩ, C9 = 2.2 μF, Loop Filter BW = 50 Hz, VCXO = Bliley V105ACACB, 50 MHz




Figure 9. 10 MHz to 100 MHz with Very Noisy Reference Phase Noise; Loop Filter Value: C8 = 4.7 nF, R7 = 1.2 kΩ, C9 = 62 μF; Loop Filter BW = 8 Hz; VCXO = 100 MHz Crystek CVHD-950




Figure 12. Typical Closed-Loop Phase Noise, HMC1031 as Jitter Attenuator, Loop BW = 100 Hz; Refer to Loop Filter Configuration 2 in Table 5




Figure 10. Phase Error During Lock Time for Divide by 5; 10 MHz Input; 50 MHz Output; Loop BW = 100 Hz; Refer to Loop Filter Configuration 2 in Table 5




Figure 13. Frequency Error During Lock Time for Divide by 5; 10 MHz Input; 50 MHz Output; Loop Bandwidth = 100 Hz; Refer to Loop Filter Configuration 2 in Table 5




Figure 14. Typical Source and Sink Current vs. Charge Pump Output Voltage




Figure 17. Current vs. Supply Voltage, Different Configurations




Figure 15. REFIN Input Power vs. Input Frequency




Figure 18. REFIN Input Voltage Swing vs. Input Frequency




Figure 16. VCOIN Input Power vs. Input Frequency, Maximum Frequency Is Guaranteed in the Recommended Region of Operation Across Temperature and Process Variation




Figure 19. VCOIN Input Voltage Swing vs. Input Frequency; Maximum Frequency Is Guaranteed in the Recommended Region of Operation Across Temperature and Process Variation




Figure 20. Flicker FOM

13353-021




Figure 21. Floor FOM

13353-022

For example, to guarantee correct lock detector operation with a 10 MHz reference ($t_{PD} = 100$ ns) and no leakage into the VCO V_{TUNE} pin, the total capacitor leakage must be less than $1.5 \mu A$. A typical MLCC 33 nF, 25 V loop filter capacitor has approximately 0.5 nA of leakage (Murata GRM155R71E333KA88).

PRINTED CIRCUIT BOARD (PCB)

Use a sufficient number of via holes to connect the top and bottom ground planes (see Figure 23). The evaluation circuit board design is available from Analog Devices upon request.




Figure 23. Evaluation PCB

13359-024





Figure 24. Evaluation PCB Schematic

Table 5. Loop Filter Configuration

Configuration	f_{REF} (MHz)	f_{VCO} (MHz)	Divider	Bandwidth (Hz)	C8	R7	C9
1	10	100	10	10	220 nF	7.5 kΩ	4.7 μF
2	10	50	5	100	100 nF	5.6 kΩ	1 μF
3	10	50	5	2000	300 pF	100 kΩ	3.9 nF

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 25. 8-Lead Mini Small Outline Package [MSOP] (HRM-8-1)

Dimensions shown in millimeters

10-07-2009-B

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding ²
HMC1031MS8E	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	HRM-8-1	H1031 XXXX
HMC1031MS8ETR	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	HRM-8-1	H1031 XXXX
EVAL01-HMC1031MS8E		HMC1031MS8E Evaluation PCB		

¹ E = RoHS Compliant Part.

² XXXX is the four-digit lot number.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View HMC1031MS8ETR on WIN SOURCE](#)

 [Analog Devices Inc. Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management