THE DATASHEET OF

BGS8L2X

BGS8L2

SiGe:C Low-noise amplifier MMIC with bypass switch for LTE

Rev. 6 — 29 June 2018 Product data sheet

1 General description

The BGS8L2, also known as the LTE3001L, is a Low-Noise Amplifier (LNA) with bypass switch for LTE receiver applications, available in a small plastic 6-pin extremely thin leadless package. The BGS8L2 requires one external matching inductor.

The BGS8L2 delivers system-optimized gain for both primary and diversity applications where sensitivity improvement is required. The high linearity of these low noise devices ensures the required receive sensitivity independent of cellular transmit power level in FDD (Frequency Division Duplex) systems. When receive signal strength is sufficient, the BGS8L2 can be switched off to operate in bypass mode at a 1 µA current, to lower power consumption.

The BGS8L2 can also be used in Digital TV receivers in the frequency range 460 MHz - 740 MHz.

The BGS8L2 is optimized for 460 MHz to 960 MHz.

2 Features and benefits

- Operating frequency from 460 MHz to 960 MHz
- Noise figure = 0.85 dB
- Gain 13 dB
- High input 1 dB compression point of -1 dBm
- Bypass switch insertion loss of 1.9 dB
- $IP3_i$ of 1.5 dBm
- Supply voltage 1.5 V to 3.1 V
- Self-shielding package concept
- Integrated supply decoupling capacitor
- Optimized performance at a supply current of 5.2 mA @ 2.8 V
- Power-down mode current consumption < 1 µA
- Integrated temperature stabilized bias for easy design
- Requires only one input matching inductor
- Input and output DC decoupled
- ESD protection on all pins (HBM > 2 kV)
- Integrated matching for the output
- Available in 6-pins leadless package 1.1 mm × 0.7 mm × 0.37 mm; 0.4 mm pitch: SOT1232
- 180 GHz transit frequency - SiGe:C technology
- Moisture sensitivity level 1

3 Applications

- LNA for LTE reception in smart phones
- Feature phones
- Tablet PCs
- RF front-end modules
- Digital TV receivers

4 Quick reference data

Table 1. Quick reference data

f = 882 MHz; V_{CC} = 2.8 V; $V_{I(CTRL)}$ ≥ 0.8 V; T_{amb} = 25 °C; input matched to 50 Ω using a 8.2 nH inductor; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		1.5	-	3.1	V
I_{CC}	supply current	in gain mode	-	5.2	-	mA
		in bypass mode	-	-	1	µA
G_p	power gain	in gain mode [1]	-	13.0	-	dB
		in bypass mode [1]	-	-1.9	-	dB
NF	noise figure	[1][2]	-	0.85	-	dB
$P_{i(1dB)}$	input power at 1 dB gain compression	[1]	-	-1.0	-	dBm
$IP3_i$	input third-order intercept point	[1]	-	1.5	-	dBm

[1] E-UTRA operating band 5 (869 MHz to 894 MHz).
[2] PCB losses are subtracted.

5 Ordering information

Table 2. Ordering information

Type number	Package		
	Name	Description	Version
BGS8L2	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1.1 × 0.7 × 0.37 mm	SOT1232
OM17005	EVB	BGS8L2 evaluation board	-

6 Marking

Table 3. Marking codes

Type number	Marking code
BGS8L2	M

7 Block diagram



Figure 1. Block diagram

8 Pinning information

8.1 Pinning



Figure 2. Pin configuration

8.2 Pin description

Table 4. Pinning

Symbol	Pin	Description
GND	1	ground
V_{CC}	2	supply voltage
RF_OUT	3	RF out
GND_RF	4	ground RF
RF_IN	5	RF in
CTRL	6	gain control, switch between gain and bypass mode

9 Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). See section 18.3 "Disclaimers", paragraph "Limiting values".

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage	RF input AC coupled [1]	-0.5	+5.0	V
$V_{I(CTRL)}$	input voltage on pin CTRL	$V_{I(CTRL)} < V_{CC} + 0.6$ V [1] [2]	-0.5	+5.0	V
$V_{I(RF\_IN)}$	input voltage on pin RF_IN	DC, $V_{I(RF\_IN)} < V_{CC} + 0.6$ V [1] [2]	-0.5	+5.0	V
$V_{I(RF\_OUT)}$	input voltage on pin RF_OUT	DC, $V_{I(RF\_OUT)} < V_{CC} + 0.6$ V [1] [2] [3]	-0.5	+5.0	V
P_i	input power	[1]	-	26	dBm
P_{tot}	total power dissipation	$T_{sp} \leq 130$ °C	-	55	mW
T_{stg}	storage temperature		-65	+150	°C
T_j	junction temperature		-	150	°C
V_{ESD}	electrostatic discharge voltage	Human Body Model (HBM) According to ANSI/ESDA/JEDEC standard JS-001	-	±2	kV
		Charged Device Model (CDM) According to JEDEC standard JESD22-C101C	-	±1	kV

[1] Stresses with pulses of 1 s in duration. V_{CC} connected to a power supply of 2.8 V with 500 mA current limit.
[2] Warning: Due to internal ESD diode protection, to avoid excess current, the applied DC voltage must not exceed V_{CC} + 0.6 V or 5.0 V.
[3] The RF input and RF output are AC coupled through internal DC blocking capacitors.

10 Recommended operating conditions

Table 6. Operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		1.5	-	3.1	V
T_{amb}	ambient temperature		-40	+25	+85	°C
$V_{I(CTRL)}$	input voltage on pin CTRL	OFF state	-	-	0.3	V
		ON state	0.8	-	V_{CC}	V

11 Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-sp)}$		thermal resistance from junction to solder point	225	K/W

12 Characteristics

Table 8. Characteristics at V_{CC} = 1.8 V

460 MHz ≤ f ≤ 960 MHz, V_{CC} = 1.8 V, $V_{I(CTRL)}$ ≥ 0.8 V and T_{amb} = 25 °C. Input matched to 50 Ω using application diagram figure 3 and component values as in table 10. Unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Gain mode						
I_{CC}	supply current		3.0	5.0	7.0	mA
G_p	power gain	f = 470 MHz, L1 = 18 nH [1]	11.5	13.5	15.5	dB
		f = 650 MHz, L1 = 18 nH [1]	12.5	14.5	16.5	dB
		f = 740 MHz, L1 = 18 nH [1]	12.0	14.0	16.0	dB
		f = 740 MHz, L1 = 8.2 nH [1] [2]	11.5	13.5	15.5	dB
		f = 882 MHz, L1 = 8.2 nH [3]	11.0	13.0	15.0	dB
		f = 943 MHz, L1 = 8.2 nH [1] [4]	10.5	12.5	14.5	dB
RL_{in}	input return loss	f = 470 MHz, L1 = 18 nH [5]	-	4.5	-	dB
		f = 650 MHz, L1 = 18 nH	-	12	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	10.5	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]		7.5		dB
		f = 882 MHz, L1 = 8.2 nH [3]	-	12.0	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	13.0	-	dB
RL_{out}	output return loss	f = 470 MHz, L1 = 18 nH	-	10	-	dB
		f = 650 MHz, L1 = 18 nH	-	20.5	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	21.0	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]		21.0		dB
		f = 882 MHz, L1 = 8.2 nH [3]	-	11.0	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	10.0	-	dB
ISL	isolation	f = 470 MHz, L1 = 18 nH	-	28.0	-	dB
		f = 650 MHz, L1 = 18 nH	-	24.0	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	23.0	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]		23.0		dB
		f = 882 MHz, L1 = 8.2 nH [3]	-	22.0	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	21.5	-	dB
NF	noise figure	f = 470 MHz, L1 = 18 nH [1] [6]	-	0.85	1.30	dB
		f = 650 MHz, L1 = 18 nH [1] [6]	-	0.90	1.35	dB
		f = 740 MHz, L1 = 18 nH [1] [2] [6]	-	0.95	1.40	dB
		f = 740 MHz, L1 = 8.2 nH [1] [2] [6]		0.85	1.3	dB
		f = 882 MHz, L1 = 8.2 nH [1] [3] [6]	-	0.85	1.3	dB
		f = 943 MHz, L1 = 8.2 nH [1] [4] [6]	-	0.90	1.35	dB

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$P_{i(1dB)}$	input power at 1 dB gain compression	f = 470 MHz, L1 = 18 nH [1]	-13.0	-9.0	-	dBm
		f = 650 MHz, L1 = 18 nH [1]	-12.5	-8.5	-	dBm
		f = 740 MHz, L1 = 18 nH [1] [2]	-11.0	-7.0	-	dBm
		f = 740 MHz, L1 = 8.2 nH [1] [2]	-10.5	-7.5		dBm
		f = 882 MHz, L1 = 8.2 nH [1] [3]	-10	-6.0	-	dBm
		f = 943 MHz, L1 = 8.2 nH [1] [4]	-9.5	-5.5	-	dBm
$IP3_i$	input third-order intercept point	f = 470 MHz, L1 = 18 nH [1]	-10.5	-5.5	-	dBm
		f = 650 MHz, L1 = 18 nH [1]	-6	-1.0	-	dBm
		f = 740 MHz, L1 = 18 nH [1] [2]	-5.5	-0.5	-	dBm
		f = 740 MHz, L1 = 8.2 nH [1] [2]	-4.0	+1.0		dBm
		f = 882 MHz, L1 = 8.2 nH [1] [3]	-4.0	+1.0	-	dBm
		f = 943 MHz, L1 = 8.2 nH [1] [4]	-4.0	+1.0	-	dBm
K	Rollett stability factor		1	-	-	
t_{on}	turn-on time	time from $V_{I(CTRL)}$ ON to 90 % of the gain	-	-	2.7	µs
t_{off}	turn-off time	time from $V_{I(CTRL)}$ OFF to 10 % of the gain	-	-	0.6	µs

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Bypass mode						
I_{CC}	supply current	$V_{I(CTRL)}$ < 0.3 V	-	-	1	µA
G_p	power gain	f = 470 MHz, L1 = 18 nH [1]	-3.0	-1.5	0.0	dB
		f = 650 MHz, L1 = 18 nH [1]	-4.0	-2.5	-1.0	dB
		f = 740 MHz, L1 = 18 nH [1] [2]	-4.5	-3.0	-1.5	dB
		f = 740 MHz, L1 = 8.2 nH [1] [2]	-3.1	-1.6	-0.1	dB
		f = 882 MHz, L1 = 8.2 nH [3]	-3.5	-2.0	-0.5	dB
		f = 943 MHz, L1 = 8.2 nH [1] [4]	-3.5	-2.0	-0.5	dB
RL_{in}	input return loss	f = 470 MHz, L1 = 18 nH	-	13.0	-	dB
		f = 650 MHz, L1 = 18 nH	-	7.5	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	6.0	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]	-	14.5	-	dB
		f = 882 MHz, L1 = 8.2 nH [3]	-	11.5	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	10.5	-	dB
RL_{out}	output return loss	f = 470 MHz, L1 = 18 nH	-	12.0	-	dB
		f = 650 MHz, L1 = 18 nH	-	8.0	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	6.5	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]	-	12.5	-	dB
		f = 882 MHz, L1 = 8.2 nH [3]	-	11.0	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	10.5	-	dB
Δφ	phase variation	between gain mode and bypass mode				
		f = 470 MHz, L1 = 18 nH	-	-	-	deg
		f = 650 MHz, L1 = 18 nH	-	-	-	deg
		f = 740 MHz, L1 = 18 nH	-	-	-	deg
		f = 740 MHz, L1 = 8.2 nH				deg
		f = 882 MHz, L1 = 8.2 nH [1]	-5.0	-	+5.0	deg
		f = 943 MHz, L1 = 8.2 nH	-	-	-	deg

[1] Guaranteed by device design; not tested in production.
[2] E-UTRA operating band 17 (734 MHz to 746 MHz).
[3] E-UTRA operating band 5 (869 MHz to 894 MHz).
[4] E-UTRA operating band 8 (925 MHz to 960 MHz).
[5] RL_{in} value can be increased by using a higher value for the series input matching inductor L1.
[6] PCB losses are subtracted.

Table 9. Characteristics at V_{CC} = 2.8 V

460 MHz ≤ f ≤ 960 MHz, V_{CC} = 2.8 V, $V_{I(CTRL)}$ ≥ 0.8 V and T_{amb} = 25 °C. Input matched to 50 Ω using application diagram figure 3 and component values as in table 10.. Unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Gain mode						
I_{CC}	supply current		3.2	5.2	7.2	mA
G_p	power gain	f = 470 MHz, L1 = 18 nH [1]	12.0	14.0	16.0	dB
		f = 650 MHz, L1 = 18 nH [1]	13.0	15.0	17.0	dB
		f = 740 MHz, L1 = 18 nH [1] [2]	12.0	14.0	16.0	dB
		f = 740 MHz, L1 = 8.2 nH [1] [2]	11.5	13.5	15.5	dB
		f = 882 MHz, L1 = 8.2 nH [3]	11	13.0	15	dB
		f = 943 MHz, L1 = 8.2 nH [1] [4]	10.5	12.5	14.5	dB
RL_{in}	input return loss	f = 470 MHz, L1 = 18 nH [5]	-	4.5	-	dB
		f = 650 MHz, L1 = 18 nH	-	12.5	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	11.5	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]	-	8.0	-	dB
		f = 882 MHz, L1 = 8.2 nH [3]	-	12.0	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	14.0	-	dB
RL_{out}	output return loss	f = 470 MHz, L1 = 18 nH	-	9.5	-	dB
		f = 650 MHz, L1 = 18 nH	-	20.5	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	20.0	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]	-	21.0	-	dB
		f = 882 MHz, L1 = 8.2 nH [3]	-	12.5	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	10.5	-	dB
ISL	isolation	f = 470 MHz, L1 = 18 nH	-	28.0	-	dB
		f = 650 MHz, L1 = 18 nH	-	24.0	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	23.0	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]	-	23.0	-	dB
		f = 882 MHz, L1 = 8.2 nH [3]	-	22.0	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	21.5	-	dB
NF	noise figure	f = 470 MHz, L1 = 18 nH [1] [6]	-	0.85	1.30	dB
		f = 650 MHz, L1 = 18 nH [1] [6]	-	0.90	1.35	dB
		f = 740 MHz, L1 = 18 nH [1] [2] [6]	-	0.95	1.40	dB
		f = 740 MHz, L1 = 8.2 nH [1] [2] [6]	-	0.85	1.3	dB
		f = 882 MHz, L1 = 8.2 nH [3] [6]	-	0.85	1.3	dB
		f = 943 MHz, L1 = 8.2 nH [1] [4] [6]	-	0.85	1.3	dB

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$P_{i(1dB)}$	input power at 1 dB gain compression	f = 470 MHz, L1 = 18 nH [1]	-8.5	-4.5	-	dBm
		f = 650 MHz, L1 = 18 nH [1]	-7.5	-3.5	-	dBm
		f = 740 MHz, L1 = 18 nH [1] [2]	-6.0	-2.0	-	dBm
		f = 740 MHz, L1 = 8.2 nH [1] [2]	-6.0	-2.0	-	dBm
		f = 882 MHz, L1 = 8.2 nH [1] [3]	-5.0	-1.0	-	dBm
		f = 943 MHz, L1 = 8.2 nH [1] [4]	-4.5	-0.5	-	dBm
$IP3_i$	input third-order intercept point	f = 470 MHz, L1 = 18 nH [1]	-9.5	-4.5	-	dBm
		f = 650 MHz, L1 = 18 nH [1]	-5	0.0	-	dBm
		f = 740 MHz, L1 = 18 nH [1] [2]	-4.5	+0.5	-	dBm
		f = 740 MHz, L1 = 8.2 nH [1] [2]	-3.5	+1.5	-	dBm
		f = 882 MHz, L1 = 8.2 nH [1] [3]	-3.5	+1.5	-	dBm
		f = 943 MHz, L1 = 8.2 nH [1] [4]	-3.5	+1.5	-	dBm
K	Rollett stability factor		1	-	-	
t_{on}	turn-on time	time from $V_{I(CTRL)}$ ON, to 90 % of the gain	-	-	2.1	µs
t_{off}	turn-off time	time from $V_{I(CTRL)}$ OFF, to 10 % of the gain	-	-	0.3	µs

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Bypass mode						
I_{CC}	supply current	$V_{I(CTRL)}$ < 0.3 V	-	-	1	µA
G_p	power gain	f = 470 MHz, L1 = 18 nH [1]	-3.0	-1.5	0.0	dB
		f = 650 MHz, L1 = 18 nH [1]	-4.0	-2.5	-1.0	dB
		f = 740 MHz, L1 = 18 nH [1] [2]	-4.5	-3.0	-1.5	dB
		f = 740 MHz, L1 = 8.2 nH [1] [2]	-3.1	-1.6	-0.1	dB
		f = 882 MHz, L1 = 8.2 nH [3]	-3.4	-1.9	-0.4	dB
		f = 943 MHz, L1 = 8.2 nH [1] [4]	-3.5	-2.0	-0.5	dB
RL_{in}	input return loss	f = 470 MHz, L1 = 18 nH	-	13.0	-	dB
		f = 650 MHz, L1 = 18 nH	-	7.0	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	5.5	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]	-	15.0	-	dB
		f = 882 MHz, L1 = 8.2 nH [3]	-	11.5	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	11.0	-	dB
RL_{out}	output return loss	f = 470 MHz, L1 = 18 nH	-	12.0	-	dB
		f = 650 MHz, L1 = 18 nH	-	8.0	-	dB
		f = 740 MHz, L1 = 18 nH [2]	-	6.5	-	dB
		f = 740 MHz, L1 = 8.2 nH [2]	-	13.0	-	
		f = 882 MHz, L1 = 8.2 nH [3]	-	11.5	-	dB
		f = 943 MHz, L1 = 8.2 nH [4]	-	11.5	-	dB
Δφ	phase variation	between gain mode and bypass mode				
		f = 470 MHz, L1 = 18 nH	-	-	-	deg
		f = 650 MHz, L1 = 18 nH	-	-	-	deg
		f = 740 MHz, L1 = 18 nH	-	-	-	deg
		f = 740 MHz, L1 = 8.2 nH				deg
		f = 882 MHz, L1 = 8.2 nH [1]	-5.0	-	+5.0	deg
		f = 943 MHz, L1 = 8.2 nH	-	-	-	deg

[1] Guaranteed by device design; not tested in production.
[2] E-UTRA operating band 17 (734 MHz to 746 MHz).
[3] E-UTRA operating band 5 (869 MHz to 894 MHz).
[4] E-UTRA operating band 8 (925 MHz to 960 MHz).
[5] RL_{in} value can be increased by using a higher value for the series input matching inductor L1.
[6] PCB losses are subtracted.

13 Application information

13.1 LTE LNA



For a list of component, see Table 10.

Figure 3. Schematics LTE LNA evaluation board

Table 10. List of components

For schematics see, Figure 3.

Component	Description	Value	Remarks
C1	decoupling capacitor	1 µF	to suppress power supply noise
IC1	BGS8L2	-	NXP Semiconductors N.V.
L1	high-quality matching inductor	18 nH	460 < f < 728 MHz Murata LQW15A
		8.2 nH	728 < f < 960 MHz Murata LQW15A

14 Package outline

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1.1 x 0.7 x 0.37 mm **SOT1232**



Dimensions (mm are the original dimensions)

Unit		A	A_1	D	E	e_1	e	b	L	V	Y	Y_1
	min	0.34		0.65	1.05			0.17	0.17			
mm	nom	0.37		0.70	1.10	0.4	0.4	0.20	0.20	0.1	0.05	0.1
	max	0.40	0.04	0.75	1.15			0.25	0.25			

Note
1. Dimension A is including plating thickness.

sot1232_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT1232						~~13-04-12~~ 13-11-08

Figure 4. Package outline SOT1232 (XSON6)

15 Handling information

CAUTION

This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.
Such precautions are described in the *ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A* or equivalent standards.

16 Abbreviations

Table 11. Abbreviations

Acronym	Description
ESD	ElectroStatic Discharge
HBM	Human Body Model
LTE	Long-Term Evolution
MMIC	Monolithic Microwave Integrated Circuit
PCB	Printed-Circuit Board
SiGe:C	Silicon Germanium Carbon

17 Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BGS8L2 v.6	20180629	product data sheet	-	BGS8L2 v.5
Modifications:	changed $V_{I(CTRL)}$ Max ON state value to V_{cc} at recommended operating conditions			
BGS8L2 v.5	20171116	product data sheet	-	BGS8L2 v.4
Modifications:	• Table 8: added conditions f = 470 MHz, f = 650 MHz, and f = 740 MHz • Table 9: added conditions f = 470 MHz, f = 650 MHz, and f = 740 MHz • Table 10: added value 18 nH			
BGS8L2 v.4	20170117	Product data sheet	-	BGS8L2 v.3
Modifications:	• Section 1: added LTE3001L according to our new naming convention			
BGS8L2 v.3	20160329	Product data sheet	-	BGS8L2 v.2
Modifications:	• Table 8 on page 5: added maximum value in G_p • Table 9 on page 6: added minimum value in $P_{i(1dB)}$ • Table 9 on page 6: added maximum value in $IP3_i$			
BGS8L2 v.2	20160316	Product data sheet	-	BGS8L2 v.1
Modifications:	• added phase variation Table 8 on page 5 and Table 9 on page 6			
BGS8L2 v.1	20151221	Product data sheet	-	-

18 Legal information

18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1 General description 1
2 Features and benefits 1
3 Applications 2
4 Quick reference data 3
5 Ordering information 3
6 Marking 3
7 Block diagram 4
8 Pinning information 5
8.1 Pinning 5
8.2 Pin description 5
9 Limiting values 6
10 Recommended operating conditions 6
11 Thermal characteristics 6
12 Characteristics 7
13 Application information 13
13.1 LTE LNA 13
14 Package outline 14
15 Handling information 15
16 Abbreviations 15
17 Revision history 15
18 Legal information 16

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 June 2018
Document identifier: BGS8L2

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- View BGS8L2X on WIN SOURCE
- NXP / Nexperia Information

Optimize Your Supply Chain with WIN SOURCE Solutions

- Global Sourcing Solution
- Obsolete Management
- Cost Control Management
- Shortage Management
- Alternative Solution
- Excess Inventory Management