THE DATASHEET OF

H2019FNL

Pulse Electronics
www.pulseelectronics.com

) WITH FLAMMABILITY

) +125°C

ITY AT 245°C REFLOW PROFILE
O MOISTURE SENSITIVE
MAXIMUM THROUGH REFLOW SOLDER

NG ADD A "T" SUFFIX
NL BECOMES H2019FNLT).





FINAL OUTLINE

TLA DRAWING	PS DRAWING	SHEET	PART NO.	DATASHEET REV.
H2019FNL-10	PS-2005.002-D	1 OF 3	H2019FNL	A

Pulse Electronics
www.pulseelectronics.com



MATIC

ELECTRICAL CHARACTERISTICS AT +25°C UNLESS OTHER SPECIFIED

MEETS IEEE 802.3 SPECIFICATION

PARAMETER	SPECIFICATIONS		
OPERATING TEMPERATURE	0°C – 70 °C		
TURNS RATIO	1 : 1 ±2%		
POLARITY	PER SCHEMATIC		
INSERTION LOSS	100 KHz	1–125 MHz	
	−1.2 dB MAX	$-0.2-0.002*f^{1.4}$ dB MAX	
RETURN LOSS, 1000BT (Z OUT = 100 OHM ±15%)	.1–30 MHz	30–60 MHz	60–80 MHz
	−16 dB MIN	$-10+20*\log_{10}$ (f/60 MHz) dB MIN	−10 dB MIN
INDUCTANCE (OCL) (MEDIA SIDE, 0°C – 70°C)	350 uH MIN (MEASURED AT 100 KHz, 100 mVRMS AND WITH 8 mA DC BIAS)		
CROSSTALK, ADJACENT CHANNELS	1 MHz	10–100 MHz	
	−50 dB MIN	$-55+22*\log_{10}(f/10)$ dB MIN	
COMMON MODE REJECTION RATIO	2 MHz	30–200 MHz	
	−45 dB MIN	$-7+28*\log_{10}(f/200)$ dB MIN	
DC RESISTANCE, 1/2 WINDING	.65 OHMS MAX		
DC RESISTANCE IMBALANCE	±.065 OHMS MAX (CENTER TAP SYMMETRY)		
INPUT – OUTPUT ISOLATION	1500 VRMS MIN AT 60 SECONDS		

NOTE: f IS FREQUENCY IN MHz.





SUGGESTED LAND PATTERN





WITH THE FOLLOWING
FERENCE ONLY.

TLA DRAWING	PS DRAWING	SHEET	PART NO.	DATASHEET REV.
H2019FNL–10	PS–2005.002–D	3 OF 3	H2019FNL	A

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- View H2019FNL on WIN SOURCE
- Pulse Information

Optimize Your Supply Chain with WIN SOURCE Solutions

- Global Sourcing Solution
- Obsolete Management
- Cost Control Management
- Shortage Management
- Alternative Solution
- Excess Inventory Management