



**THE DATASHEET OF
PT5821C**





Features

- 12V Input
- DSP Compatible
- High Efficiency (90+%)
- Output Margin Control ($\pm 5\%$)
- Adjustable Output Voltage
- On/Off Enable Function
- Over-Current Protection
- Thermal Shutdown
- Low-Profile (8mm)
- Small Footprint (0.736 in², Suffix 'N')
- Solderable Copper Case
- Surface Mount Compatible

Description

The PT5820 Excalibur™ series of integrated switching regulators (ISRs) combines outstanding power density with a comprehensive list of features. They are an ideal choice for applications where board space is a premium and performance cannot be compromised. These modules provide a full 16A of output current, yet are housed in a low-profile, 18-pin, package. The integral copper case construction requires no heatsink, and offers the advantages of solderability and a small footprint (0.736 in² for suffix 'N'). Both through-hole and surface mount pin configurations are available.

The PT5820 series operates from a 12-V input bus and provides a convenient point-of-load power source for the industry's latest high-performance DSPs and microprocessors. The series includes output voltage options as low as 1.0VDC.

Other features include external output voltage adjustment, a $\pm 5\%$ margin control, on/off enable, short circuit protection, and thermal shutdown. A 560- μ F input capacitor and 330 μ F output capacitor are required for proper operation.

Ordering Information

- PT5827□ = 5.0 Volts
- PT5821□ = 3.3 Volts
- PT5822□ = 2.5 Volts
- PT5823□ = 1.8 Volts
- PT5824□ = 1.5 Volts
- PT5825□ = 1.2 Volts
- PT5826□ = 1.0 Volts

PT Series Suffix (PT1234 x)

Case/Pin Configuration	Order Suffix	Package Code
Vertical	N	(EPP)
Horizontal	A	(EPQ)
SMD	C	(EPS)


(Reference the applicable package code drawing for the dimensions and PC board layout)

Pin-Out Information

Pin	Function
1	V _o Adjust
2	Inhibit *
3	Margin Down
4	Margin Up
5	V _{in}
6	V _{in}
7	V _{in}
8	Sense(-)
9	GND
10	GND
11	GND
12	GND
13	GND
14	V _{out}
15	V _{out}
16	V _{out}
17	V _{out}
18	Sense(+)

* For Inhibit pin:
Open = output enabled
Ground = output disabled

Standard Application



C_{in} = Required 560 μ F
C_{out} = Required 330 μ F (Note 3)

Performance Specifications (Unless otherwise stated, $T_a = 25^\circ\text{C}$, $V_{in} = 12\text{V}$, $C_{in} = 560\mu\text{F}$, $C_{out} = 330\mu\text{F}$, and $I_o = I_{o(max)}$)

Characteristics	Symbols	Conditions	PT5820 Series			Units	
			Min	Typ	Max		
Output Current	I_o		0	—	16	A	
Input Voltage Range	V_{in}	Over I_o range	10.8	—	13.2	V	
Set-Point Voltage Tolerance	$V_o \text{ tol}$		—	—	± 2	$\%V_o$	
Temperature Variation	ΔReg_{temp}	$-40^\circ\text{C} < T_a < +85^\circ\text{C}$	—	± 0.5	—	$\%V_o$	
Line Regulation	ΔReg_{line}	Over V_{in} range	—	± 6	—	mV	
Load Regulation	ΔReg_{load}	Over I_o range	—	± 12	—	mV	
Total Output Variation	ΔReg_{tot}	Includes set-point, line, load, $-40^\circ\text{C} \leq T_a \leq +85^\circ\text{C}$	—	—	± 3	$\%V_o$	
Efficiency	η		PT5827 (5.0V)	—	93	—	%
			PT5821 (3.3V)	—	90	—	
			PT5822 (2.5V)	—	88	—	
			PT5823 (1.8V)	—	84	—	
			PT5824 (1.5V)	—	82	—	
			PT5825 (1.2V)	—	80	—	
PT5826 (1.0V)	—	77	—				
V_o Ripple (pk-pk)	V_r	20MHz bandwidth	—	20	—	mVpp	
Transient Response	t_{tr} ΔV_{tr}	1A/ μs load step, 50% to 100% $I_{o(max)}$, Recovery Time V_o over/undershoot	—	50	—	μSec mV	
			—	70	—		
Over-Current Threshold	I_{TRIP}	Reset, followed by auto-recovery	—	22	—	A	
Output Voltage Adjust	$V_o \text{ adj}$	with V_o Adjust with Margin Up/Down	—	± 10 ± 5	—	%	
Switching Frequency	f_s	Over V_{in} and I_o ranges	300	350	400	kHz	
Inhibit Control (pin 2)	V_{IH} V_{IL}	Referenced to GND (pins 9–13)	$V_{in} - 0.5$	—	Open (1)	V	
Input High Voltage			-0.2	—	0.8		
Input Low Voltage			—	—	—		
Input Low Current	I_{IL}	Pin 2 to GND	—	-0.5	—	mA	
Standby Input Current	$I_{in \text{ standby}}$	Pin 2 to GND	—	2	—	mA	
External Input Capacitance	C_{in}		560 (2)	—	—	μF	
External Output Capacitance	C_{out}		330 (3)	—	TBD	μF	
Operating Temperature Range	T_a	Over V_{in} range	-40	—	$+85$ (4)	$^\circ\text{C}$	
Over-Temperature Shutdown	OTP	Center of case, auto-reset	$V_o \geq 3.3\text{V}$ $V_o \leq 2.5\text{V}$	—	TBD TBD	$^\circ\text{C}$	
Storage Temperature	T_s	—	-40	—	$+125$	$^\circ\text{C}$	
Reliability	MTBF	Per Bellcore TR-332 50% stress, $T_a = 40^\circ\text{C}$, ground benign	6.3	—	—	10^6 Hrs	
Mechanical Shock		Mil-STD-883D, Method 2002.3 Half Sine, mounted to a fixture	—	TBD	—	G's	
Mechanical Vibration		Mil-STD-883D, Method 2007.2, 20-2000 Hz, PCB mounted	—	TBD (5)	—	G's	
Weight	—	—	—	20	—	grams	
Flammability	—	Materials meet UL 94V-0	—	—	—	—	

- Notes:** (1) The Inhibit control (pin 2) has an internal pull-up to 12V (V_{in}), and if left open-circuit the module will operate when input power is applied. A small low-leakage (<100nA) MOSFET is recommended to control this input. See application notes for more information.
(2) A 560 μF electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 1.3Arms of ripple current. For further information, consult the related application note on capacitor selection.
(3) An external 330 μF output capacitor is required for proper operation. Distributed load capacitance can be included in this value.
(4) See SOA curves or consult factory for the appropriate derating.
(5) The case pins on the through-hole package types (suffixes N & A) must be soldered. For more information see the applicable package outline drawing.

Pin Descriptions

+Vin: The positive supply voltage input for the module with respect to the common GND.

+Vo: This is the regulated output voltage from the module with respect to the common GND.

GND: The common GND node to which the input, output, and external control signals are referenced.

Sense(-): Provides the regulator with the ability to sense the set-point voltage directly across the load. For optimum output voltage accuracy this pin should always be connected to GND, even for applications that demand a relatively light load.

Sense(+): When used with *Sense(-)*, the regulation circuitry will compensate for voltage drop between the converter and the load. The pin may be left open circuit, but connecting it to +V_o will optimize load regulation..

Inhibit: This is an active low input, which is referenced to GND. Driving this pin to GND disables the module's output voltage. If *Inhibit* is left open-circuit, the output will be active whenever a valid input source is applied.




V_o Adjust: This pin is used to trim the output voltage to a value within a range of up to ±10% of the setpoint. The adjustment requires an external resistor. The resistor is connected from *V_o Adjust*, to either the *Sense(-)* or *Sense(+)*, in order to adjust the output voltage either up or down, respectively.

Margin Up: When this pin is connected to *Sense(-)*, the output voltage is increased by 5% of the nominal setpoint. The *Margin Up* and *Margin Down* control inputs provide a convenient method for testing the operation of the load circuit over a ±5% variation in the supply voltage.

Margin Down: When this pin is connected to *Sense(-)*, the output voltage is decreased by approximately 5% from the nominal.

Typical Characteristics




Performance Data; V_{in} = 12.0V (See Note A)



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the ISR.

Note B: SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.

Safe Operating Curves, $V_{in} = 12V$ (See Note B)



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the ISR.

Note B: SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.

Operating Features of the PT5820 Series of Step-Down Integrated Switching Regulators


Under-Voltage Lockout (UVLO)

The PT5820 series of non-isolated step-down ISRs incorporate an under-voltage lockout (UVLO) function. The UVLO provides a clean transition during power-up and power-down, allowing the regulator to tolerate a slowly rising input voltage. The UVLO prevents operation of the regulator until the input voltage is at or above the UVLO threshold. The UVLO threshold is just below the minimum input voltage. Until the input voltage is above this threshold, the status of the *Inhibit* control (pin 2) is overridden, and the module will not produce an output. When the minimum input voltage of 10.8V is applied, the output status is determined by the *Inhibit* control. If the *Inhibit* pin is open-circuit (not grounded), the module will automatically power up. (Note: Even though the applied input voltage may be above the UVLO threshold, operation to the published specifications requires that the input voltage be at or above the minimum specified. Operation of the module below the minimum input voltage is not recommended).

Soft-Start Power Up

Following either the application of a valid input source voltage, or the removal of a ground signal to the *Inhibit* control pin (with input power applied), the regulator will initiate a soft-start power up. The soft start slows the rate at which the output voltage rises, and also introduces a short time delay, t_d (approx. 10–15ms). Figure 1-1 shows the power-up characteristic of a PT5821 (3.3V). The delay time, t_d , is measured from the point at which the input voltage rises above the UVLO threshold to when the output voltage starts to rise. During this period the output of the regulator will assert a low impedance to ground. This has the effect of discharging any residual voltage across the output capacitors, and will crowbar any voltage supplied from external sources.

Figure 1-1; Soft-Start Power Up



Over-Current Protection

To protect against load faults, the PT5820 series incorporates output over-current protection. Applying a load that exceeds the regulator's over-current threshold (see data sheet specifications) will cause the regulated output to shut down. Following shutdown the ISR will periodically attempt to recover by initiating a soft-start power-up. This is often described as a "hiccup" mode of operation, whereby the module continues in the cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the converter automatically recovers and returns to normal operation.

Thermal Shutdown

The PT5820 series ISRs incorporate thermal shutdown, which protects the module's internal circuitry against excessively high temperatures. A rise in the temperature of the internal components may be the result of a drop in airflow, or a high ambient temperature. If the module's internal temperature exceeds the shutdown threshold (see data sheet specifications), the regulator output is disabled and the output voltage is reduced to zero. The recovery is automatic, and begins with a soft-start power up. It occurs when the the sensed temperature decreases by about 10°C below the trip point.

Note: The over-temperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and will reduce the long-term reliability of the module. Always operate the regulator within the specified Safe Operating Area (SOA) limits for the worst-case conditions of ambient temperature and airflow.

Output Voltage Adjustment

The PT5820 series ISRs offer OEMs two alternative methods of output voltage adjustment. The *Margin Up* and *Margin Down* control inputs provide a convenient method of adjusting the output voltage by a nominal $\pm 5\%$ of the factory setpoint voltage. For a more permanent and precise method of adjustment, the V_o *Adjust* control allows the output to be adjusted in any increment by up to $\pm 10\%$. For more information on this subject, consult the related application note on output voltage adjustment.

Using the Inhibit Control of the PT5820 Series of Step-Down Regulators

For applications requiring output voltage On/Off control, the PT5820 series of ISRs incorporate an inhibit function. This function can be used wherever there is a requirement for the output voltage from the ISR to be turned off. The On/Off function is provided by the *Inhibit* control (pin 2).


The ISR functions normally with pin 2 open-circuit, providing a regulated output whenever a valid source voltage is applied between V_{in} (pins 5–7) and GND (pins 11–13). When a low-level ground signal is applied to pin 2, the regulator output is turned off.

Figure 2-1 shows the typical application of the *Inhibit* function. Note the discrete transistor (Q_1). The *Inhibit* control has its own internal pull-up to $+V_{in}$ potential. An open-collector or open-drain device is required to control this input ¹. The voltage thresholds are given in Table 2-1.

Table 2-1; Inhibit Control Requirements


Parameter	Min	Typ	Max
Enable (V_{IH})	$V_{in} - 0.5V$	—	Open
Disable (V_{IL})	$-0.2V$	—	$+0.8V$
I IL	—	-0.5 mA	—

Figure 2-1



Turn-On Time: In the circuit of Figure 2-1, turning Q_1 on applies a low-voltage to the *Inhibit* control (pin 2) and disables the output of the regulator ². If Q_1 is then turned off, the ISR executes a soft-start power up. Power up consists of a short delay period, t_d (approx. 10-15msec) ³, followed by a period in which the output voltage rises to its full regulation voltage. The module produces a regulated output voltage within 20msec. Figure 2-2 shows the typical rise in both the output voltage and input current for a PT5821 (3.3V), following the turn-off of Q_1 . The turn off of Q_1 corresponds to the rise in the waveform, $Q_1 V_{ds}$. The waveforms were measured with a 12VDC input voltage, and 10-A load.

Figure 2-2



Notes:

1. Use an open-collector device with a breakdown voltage of at least 15V (preferably a discrete transistor) for the *Inhibit* input. A pull-up resistor is not necessary. To disable the output voltage the control pin should be pulled low to less than $+0.8V_{DC}$.
2. When a ground signal is applied to the *Inhibit* control (pin 2) the module output is turned off. The output voltage decays to zero as the load impedance discharges the output capacitors.
3. During the period ' t_d ' in Figure 2-2 the module will assert a low impedance to ground. This will discharge any residual voltage across the output capacitors, and will crowbar any voltage supplied from external sources.

Adjusting the Output Voltage of the PT5820 Series of Step-Down ISRs

Using Margin Up/ Margin Down

The *Margin Up* (pin 4) and *Margin Down* (pin 3) control inputs allow the output voltage to be easily adjusted by approximately $\pm 5\%$ of the set-point voltage. These control inputs provide a convenient method for applying a momentary adjustment to test a load circuit's supply voltage margins. To activate, simply connect the appropriate control input to the *Sense(-)* (pin 8), or the local starpoint ground. Either a logic level MOSFET or a p-channel JFET is recommended for this application.

Using the 'V_o Adjust' Control

For a more permanent and precise adjustment, use the *V_o Adjust* control (pin 1). The *V_o Adjust* control allows adjustment in any increment by up to $\pm 10\%$ of the set-point. The adjustment method requires the addition of a single external resistor. Table 3-1 gives the allowable adjustment range for each model of the series as *V_a* (min) and *V_a* (max). The value of the external resistor can either be calculated using the formulas given below, or simply selected from the range of values provided in Table 3-2. Refer to Figure 3-1 for the placement of the required resistor. Use the resistor *R₁* to adjust up, and the resistor (*R₂*) to down.

Adjust Up: An increase in the output voltage is obtained by adding a resistor *R₁*, between *V_o Adjust* (pin 1) and *Sense(-)* (pin 8). See Figure 3-1.

Adjust Down: Add a resistor (*R₂*), between *V_o Adjust* (pin 1) and *Sense(+)* (pin 18). See Figure 3-1.

Notes:

1. Use a 1% (or better) tolerance resistor in either the *R₁* or (*R₂*) location. Place the resistor as close to the ISR as possible.
2. Never connect capacitors from *V_o Adjust* to either *GND* or *V_{out}*. Any capacitance added to the *V_o Adjust* pin will affect the stability of the ISR.
3. If the remote sense feature is not being used, the adjust resistor (*R₂*) can be connected to *V_{out}*, (pins 14-17) instead of *Sense (+)*.

V_o Adjust Resistor Calculations

The values of *R₁* [adjust up] and (*R₂*) [adjust down] can also be calculated using the following formulas. Again, use Figure 3-1 for the placement of the required resistor; either *R₁* or (*R₂*) as appropriate.

$$R_1 = \frac{V_r \cdot R_o}{V_a - V_o} \quad -24.9 \text{ k}\Omega$$

$$(R_2) = \frac{R_o (V_a - V_r)}{V_o - V_a} \quad -24.9 \text{ k}\Omega$$

Where: *V_o* = Original output voltage
V_a = Adjusted output voltage
V_r = The reference voltage in Table 3-1
R_o = The resistance constant in Table 3-1

Figure 3-1; V_o Adjust Resistor Placement




Table 3-1

ISR OUTPUT VOLTAGE ADJUSTMENT RANGE AND FORMULA PARAMETERS							
Series Pt. No.	PT5827	PT5821	PT5822	PT5823	PT5824	PT5825	PT5826
V_o (nom)	5.0V	3.3V	2.5V	1.8V	1.5V	1.2V	1.0V
V_a (min)	4.0V	2.6V	2.0V	1.52V	1.31V	1.1V	0.94V
V_a (max)	5.5V	3.63V	2.8V	2.1V	1.82V	1.52V	1.32V
V_r	1.27V	0.8V	0.8V	0.8V	0.8V	0.8V	0.8V
R_o (kΩ)	10.0	10.2	10.7	10.2	9.76	10.0	10.2

PT5820 Series

Table 3-2

ISR ADJUSTMENT RESISTOR VALUES

Series Pt. No.	PT5827	PT5821	PT5822	PT5823	PT5824	PT5825	PT5826
V _o (nom)	5.0V	3.3V	2.5V	1.8V	1.5V	1.2V	1.0V
V_a (req.d)							
5.50	0.5kΩ		2.800	3.6KΩ			
5.40	6.9kΩ		2.750	9.3KΩ			
5.30	17.4kΩ		2.700	17.9KΩ			
5.20	38.6kΩ		2.650	32.2KΩ			
5.10	102.0kΩ		2.600	60.7KΩ			
5.00			2.550	146.0KΩ			
4.90	(338.0)kΩ		2.500				
4.80	(152.0)kΩ		2.450	(321.0)kΩ			
4.70	(89.4)kΩ		2.400	(146.0)kΩ			
4.60	(58.3)kΩ		2.350	(85.7)kΩ			
4.50	(39.7)kΩ		2.300	(55.3)kΩ			
4.40	(27.3)kΩ		2.250	(37.2)kΩ			
4.30	(18.4)kΩ		2.200	(25.0)kΩ			
4.20	(11.7)kΩ		2.150	(16.4)kΩ			
4.10	(6.5)kΩ		2.100	(9.9)kΩ	2.3kΩ		
4.00	(2.4)kΩ		2.050	(4.8)kΩ	7.7kΩ		
•			2.000	(0.8)kΩ	15.9kΩ		
3.60		2.3kΩ	1.950		29.5kΩ		
3.55		7.7kΩ	1.900		56.7kΩ		
3.50		15.9kΩ	1.850		138.0kΩ		
3.45		29.5kΩ	1.800			1.1kΩ	
3.40		56.7kΩ	1.750	(169.0)kΩ	6.3kΩ		
3.35		138.0kΩ	1.700	(66.9)kΩ	14.1kΩ		
3.30			1.650	(32.9)kΩ	27.2kΩ		
3.25		(475.0)kΩ	1.600	(15.9)kΩ	53.2kΩ		
3.20		(220.0)kΩ	1.550	(5.7)kΩ	131.0kΩ		
3.15		(135.0)kΩ	1.500			1.8kΩ	
3.10		(92.4)kΩ	1.475		(239.0)kΩ	4.2kΩ	
3.05		(66.9)kΩ	1.450		(102.0)kΩ	7.1kΩ	
3.00		(49.9)kΩ	1.425		(56.4)kΩ	10.7kΩ	
2.95		(37.5)kΩ	1.400		(33.7)kΩ	15.1kΩ	
2.90		(28.6)kΩ	1.375		(20.0)kΩ	20.8kΩ	
2.85		(21.6)kΩ	1.350		(10.9)kΩ	28.4kΩ	
2.80		(15.9)kΩ	1.325		(4.4)kΩ	39.1kΩ	
2.75		(11.3)kΩ	1.300			55.1kΩ	2.3kΩ
2.70		(7.4)kΩ	1.275			81.8kΩ	4.8kΩ
2.65		(4.1)kΩ	1.250			135.0kΩ	7.7kΩ
2.60		(1.3)kΩ	1.225			295.0kΩ	11.4kΩ
			1.200				15.9kΩ
			1.175			(125.0)kΩ	21.7kΩ
			1.150			(45.1)kΩ	29.5kΩ
			1.125			(18.4)kΩ	40.4kΩ
			1.100			(5.1)kΩ	56.7kΩ
			1.075				83.9kΩ
			1.050				138.0kΩ
			1.025				302.0KΩ
			1.000				
			0.975				(46.5)kΩ
			0.950				(5.7)kΩ

R₁ = Black R₂ = (Blue)

Capacitor Recommendations for the PT5820 Regulator Series

Input Capacitor:

The recommended input capacitance is determined by 1.3 ampere minimum ripple current rating and 560 μ F minimum capacitance.

Ripple current and <100m Ω equivalent series resistance (ESR) values are the major considerations, along with temperature, when designing with different types of capacitors. Tantalum capacitors have a recommended minimum voltage rating of twice the maximum DC voltage + AC ripple. This is necessary to insure reliability for input voltage bus applications.

Output Capacitors:

The maximum allowable ESR of the output capacitor is 150m Ω . Electrolytic capacitors have marginal ripple performance at frequencies greater than 400kHz but excellent low frequency transient response. Above the ripple frequency, ceramic capacitors are necessary to improve the transient response and reduce any high frequency noise components apparent during higher current excursions. Preferred low ESR type capacitor part numbers are identified in Table 4-1.

Tantalum Capacitors

Tantalum type capacitors can be used for the output but only the AVX TPS, Sprague 593D/594/595 or Kemet T495/T510 series. These capacitors are recommended over many other tantalum types due to their higher rated surge, power dissipation, and ripple current capability. As a caution the TAJ series by AVX is not recommended. This series has considerably higher ESR, reduced power dissipation, and lower ripple current capability. The TAJ series is less reliable than the AVX TPS series when determining power dissipation capability. Tantalum or Oscon® types are recommended for applications where ambient temperatures fall below 0°C.

Capacitor Table

Table 1 identifies the characteristics of capacitors from a number of vendors with acceptable ESR and ripple current (rms) ratings. The number of capacitors required at both the input and output buses is identified for each capacitor type.

This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The RMS ripple current rating and ESR (Equivalent Series Resistance at 100kHz) are critical parameters necessary to insure both optimum regulator performance and long capacitor life.

Table 4-1: Input/Output Capacitors

Capacitor Vendor/ Series	Capacitor Characteristics					Quantity		Vendor Part Number
	Working Voltage	Value(μ F)	(ESR) Equivalent Series Resistance	105°C Maximum Ripple Current(Irms)	Physical Size(mm)	Input Bus	Output Bus	
Panasonic FC (Radial)	35V	680	0.043 Ω	1655mA	12.5x20	1	1	EEUFC1V681
	25V	330	0.090 Ω	755mA	10x12.5	N/R (1)	1	EEUFC1E331
	25V	1000	0.038 Ω	1690mA	16x15	1	1	EEUFC1E102S
FC/FK (Surface Mtg)	50V	1000	0.073 Ω	1610mA	16x16.5	1	1	EEVFK1H102M
	35V	680	0.060 Ω	1100mA	12.5x13.5	1 (2)	1	EEVFK1V681Q (Vo<2.6V)
	50V	1000	0.073 Ω	1610mA	16x16.5	1	1	EEVFK1H102M
United Chemi-con LXZ/LXV Series MVY (Surface Mtg)	35V	680	0.037 Ω	1660mA	12.5x20	1	1	LXZ35VB681M12X20LL
	35V	680	0.068 Ω	1050mA	10x16	1 (2)	1	LXV35VB102M16X20LL (Vo<2.6V)
	25V	330	0.15 Ω	670mA	10x10.3	N/R (1)	1	MVY25VC331M10X10TP
Nichicon PL Series PM Series	35V	680	0.042 Ω	1540mA	18x15	1	1	UPL1V681MHH6
	25V	1270	0.055 Ω	1270mA	16x15	1 (2)	1	UPL1E122MHH6 (Vo<2.6V)
	25V	820	0.049 Ω	1340mA	16x15	1	1	UPM1E821MHH6
Os-con: SS SVP (surface Mount) Old SV Series	10V	330	0.025 Ω	3500mA	10x10.5	N/R (1)	1	10SS330M (Vo<5.1V)
	16V	330	0.016 Ω	4700mA	11x12	2	1	16SVP330M
AVX Tantalum TPS (Surface Mtg)	10V	330	0.1 Ω	>2500mA	7.3L	N/R (1)	1	TPSE337M010R0100 (Vo<5.1V)
	10V	330	0.06 Ω	>3000mA	7.3L x5.7W x4.1H	N/R (1)	1	TPSV337M010R0060 (Vo<5.1V)
Kemet Tantalum T520/T495 Series (Surface Mount)	10V	330	0.040 Ω	1600mA	4.3W	N/R (1)	1	520X337M010AS
	6.3V	220	0.07 Ω	>2000mA	x7.3L x4.0H	N/R (1)	1	T495X227M0100AS
Sprague Tantalum 594D Series (Surface Mount)	10V	330	0.045 Ω	2360mA	7.2L x6W x4.1H	N/R (1)	1	594D337X0010R2T

- (1) N/R –Not recommended. The voltage rating does not meet the minimum operating limits.
 (2) Recommended Input capacitor when Vo<2.6V; lower RMS mA required .

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View PT5821C on WIN SOURCE](#)

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management