



**THE DATASHEET OF
CY62148ESL-55ZAXA**



Features

- Higher speed up to 55 ns
- Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
- Ultra low standby power
 - Typical standby current: 1 μ A
 - Maximum standby current: 7 μ A
- Ultra low active power
 - Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 32-pin shrunk thin small outline package (STSOP) package

Functional Description

The CY62148ESL is a high performance CMOS static RAM organized as 512 K words by 8-bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications. The device also has an automatic power-down feature that significantly reduces power consumption. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected (\overline{CE} HIGH). The eight input and output pins (I/O₀ through I/O₇) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (CE LOW and \overline{WE} LOW).


To write to the device, take Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

To read from the device, take Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The CY62148ESL device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see [Electrical Characteristics on page 4](#) for more details and suggested alternatives.

For a complete list of related resources, [click here](#).

Logic Block Diagram




Contents

Pin Configuration	3	Ordering Information	12
Product Portfolio	3	Ordering Code Definitions	12
Maximum Ratings	4	Package Diagram	13
Operating Range	4	Acronyms	14
Electrical Characteristics	4	Document Conventions	14
Capacitance	5	Units of Measure	14
Thermal Resistance	5	Document History Page	15
AC Test Loads and Waveforms	5	Sales, Solutions, and Legal Information	16
Data Retention Characteristics	6	Worldwide Sales and Design Support	16
Data Retention Waveform	6	Products	16
Switching Characteristics	7	PSoC® Solutions	16
Switching Waveforms	8	Cypress Developer Community	16
Truth Table	11	Technical Support	16

Pin Configuration

Figure 1. 32-pin STSOP (Top View) pinout



Product Portfolio

Product	Range	V _{CC} Range (V) ^[1]	Speed (ns)	Power Dissipation					
				Operating I _{CC} (mA)				Standby, I _{SB2} (μA)	
				f = 1 MHz		f = f _{max}			
				Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max
CY62148ESL	Industrial / Automotive-A	2.2 V to 3.6 V and 4.5 V to 5.5 V	55	2	2.5	15	20	1	7

Notes

1. Data sheet specifications are not guaranteed for V_{CC} in the range of 3.6 V to 4.5 V.
2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature	-65 °C to +150 °C
Ambient temperature with power applied ...	55 °C to +125 °C
Supply voltage to ground potential	-0.5 V to 6.0 V
DC voltage applied to outputs in high Z state ^[3, 4]	-0.5 V to 6.0 V
DC input voltage ^[3, 4]	-0.5 V to 6.0 V

Output current into outputs (low)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[5]
CY62148ESL	Industrial / Automotive-A	-40 °C to +85 °C	2.2 V to 3.6 V, and 4.5 V to 5.5 V

Electrical Characteristics

Over the operating range

Parameter	Description	Test Conditions	55 ns (Industrial/Automotive-A)			Unit
			Min	Typ ^[6]	Max	
V _{OH}	Output HIGH voltage	2.2 ≤ V _{CC} ≤ 2.7 I _{OH} = -0.1 mA	2.0	-	-	V
		2.7 ≤ V _{CC} ≤ 3.6 I _{OH} = -1.0 mA	2.4	-	-	
		4.5 ≤ V _{CC} ≤ 5.5 I _{OH} = -1.0 mA	2.4	-	-	
		4.5 ≤ V _{CC} ≤ 5.5 I _{OH} = -0.1 mA	-	-	3.4 ^[7]	
V _{OL}	Output LOW voltage	2.2 ≤ V _{CC} ≤ 2.7 I _{OL} = 0.1 mA	-	-	0.4	V
		2.7 ≤ V _{CC} ≤ 3.6 I _{OL} = 2.1 mA	-	-	0.4	
		4.5 ≤ V _{CC} ≤ 5.5 I _{OL} = 2.1 mA	-	-	0.4	
V _{IH}	Input HIGH voltage	2.2 ≤ V _{CC} ≤ 2.7	1.8	-	V _{CC} + 0.3	V
		2.7 ≤ V _{CC} ≤ 3.6	2.2	-	V _{CC} + 0.3	
		4.5 ≤ V _{CC} ≤ 5.5	2.2	-	V _{CC} + 0.5	
V _{IL} ^[8]	Input LOW voltage	2.2 ≤ V _{CC} ≤ 2.7	-0.3	-	0.4	V
		2.7 ≤ V _{CC} ≤ 3.6	-0.3	-	0.6	
		4.5 ≤ V _{CC} ≤ 5.5	-0.5	-	0.6	
I _{IX}	Input leakage current	GND ≤ V _{IN} ≤ V _{CC}	-1	-	+1	μA
I _{OZ}	Output leakage current	GND ≤ V _O ≤ V _{CC} , output disabled	-1	-	+1	μA
I _{CC}	V _{CC} operating supply current	f = f _{max} = 1/t _{RC} V _{CC} = V _{CCmax}	-	15	20	mA
		f = 1 MHz I _{OUT} = 0 mA, CMOS levels	-	2	2.5	
I _{SB1} ^[9]	Automatic CE power-down current – CMOS inputs	CE ≥ V _{CC} - 0.2 V, V _{IN} ≥ V _{CC} - 0.2 V or V _{IN} ≤ 0.2 V, f = f _{max} (address and data only), f = 0 (OE and WE), V _{CC} = V _{CC(max)}	-	1	7	μA
			-			
I _{SB2} ^[9]	Automatic CE power-down current – CMOS inputs	CE ≥ V _{CC} - 0.2 V, V _{IN} ≥ V _{CC} - 0.2 V or V _{IN} ≤ 0.2 V, f = 0, V _{CC} = V _{CC(max)}	-	1	7	μA
			-			

Notes

- V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
- V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
- Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
- Typical values are included for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- Please note that the maximum V_{OH} limit does not exceed minimum CMOS V_{IH} of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V_{IH} of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.
- Under DC conditions the device meets a V_{IL} of 0.8 V (for V_{CC} range of 2.7 V to 3.6 V and 4.5 V to 5.5 V) and 0.6 V (for V_{CC} range of 2.2 V to 2.7 V). However, in dynamic conditions Input LOW voltage applied to the device must not be higher than 0.6 V and 0.4 V for the above ranges.
- Chip enable (CE) must be HIGH at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

Capacitance


Parameter ^[10]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = V _{CC(Typ)}	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[10]	Description	Test Conditions	32-pin STSOP	Unit
Θ _{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	49.02	°C/W
Θ _{JC}	Thermal resistance (junction to case)		14.07	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameter	2.5 V	3.0 V	5.0 V	Unit
R ₁	16667	1103	1800	Ω
R ₂	15385	1554	990	Ω
R _{TH}	8000	645	639	Ω
V _{TH}	1.20	1.75	1.77	V

Note

10. Tested initially and after any design or process changes that may affect these parameters.


Data Retention Characteristics

Over the operating range

Parameter	Description	Conditions	Min	Typ ^[11]	Max	Unit
V _{DR}	V _{CC} for data retention		1.5	–	–	V
I _{CCDR} ^[12]	Data retention current	$\overline{CE} \geq V_{CC} - 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$, $V_{CC} = 1.5\text{ V}$	–	1	7	μA
t _{CDR}	Chip deselect to data retention time		0	–	–	ns
t _R ^[13]	Operation recovery time		55	–	–	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



Notes

- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 12. Chip enable (\overline{CE}) must be HIGH at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- 13. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

Switching Characteristics

Over the operating range

Parameter ^[14, 15]	Description	55 ns (Industrial / Automotive-A)		Unit
		Min	Max	
Read Cycle				
t _{RC}	Read cycle time	55	–	ns
t _{AA}	Address to data valid	–	55	ns
t _{OHA}	Data hold from address change	10	–	ns
t _{ACE}	\overline{CE} LOW to data valid	–	55	ns
t _{DOE}	\overline{OE} LOW to data valid	–	25	ns
t _{LZOE}	\overline{OE} LOW to low Z ^[16]	5	–	ns
t _{HZOE}	\overline{OE} HIGH to high Z ^[16, 17]	–	20	ns
t _{LZCE}	\overline{CE} LOW to low Z ^[16]	10	–	ns
t _{HZCE}	\overline{CE} HIGH to high Z ^[16, 17]	–	20	ns
t _{PU}	\overline{CE} LOW to power-up	0	–	ns
t _{PD}	\overline{CE} HIGH to power-up	–	55	ns
Write Cycle ^[18, 19]				
t _{WC}	Write cycle time	55	–	ns
t _{SCE}	\overline{CE} LOW to write end	40	–	ns
t _{AW}	Address setup to write end	40	–	ns
t _{HA}	Address hold from write end	0	–	ns
t _{SA}	Address setup to write start	0	–	ns
t _{PWE}	\overline{WE} pulse width	40	–	ns
t _{SD}	Data setup to write end	25	–	ns
t _{HD}	Data hold from write end	0	–	ns
t _{HZWE}	\overline{WE} LOW to high Z ^[16, 17]	–	20	ns
t _{LZWE}	\overline{WE} HIGH to low Z ^[16]	10	–	ns

Notes

14. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Notes is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in Figure 2 on page 5.
16. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.
17. t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the output enter a high impedance state.
18. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
19. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of t_{SD} and t_{HZWE}.

Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [20, 21]





Figure 5. Read Cycle No. 2 (\overline{OE} Controlled) [21, 22]



Notes

- 20. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 21. WE is HIGH for read cycles.
- 22. Address valid before or similar to \overline{CE} transition LOW.
- 23. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 24. If \overline{CE} goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.
- 25. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [26, 27]





Figure 7. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled) [27]




Notes

- 26. Data I/O is high impedance if $\overline{\text{OE}} = V_{IH}$.
- 27. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.
- 28. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) [29, 30]



Notes

29. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in high impedance state.

30. The minimum write cycle pulse width should be equal to the sum of t_{SD} and t_{HZWE} .

31. During this period, the I/Os are in output state. Do not apply input signals.

Truth Table


\overline{CE}	\overline{WE}	\overline{OE}	I/O	Mode	Power
H ^[32]	X	X	High Z	Deselect/power-down	Standby (I_{SB})
L	H	L	Data out	Read	Active (I_{CC})
L	H	H	High Z	Output disabled	Active (I_{CC})
L	L	X	Data in	Write	Active (I_{CC})

Note

32. Chip enable (\overline{CE}) must be HIGH at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

Package Diagram

Figure 9. 32-pin STSOP (8 × 13.4 × 1.2 mm) ZA32 Package Outline, 51-85094



51-85094 *G

Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY62148ESL MoBL [®] , 4-Mbit (512 K × 8) Static RAM				
Document Number: 001-50045				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	2612938	VKN / PYRS	01/21/09	New data sheet.
*A	2800124	VKN	11/06/2009	Updated Product Portfolio (Included Automotive-A information). Updated Operating Range (Included Automotive-A information). Updated Ordering Information (Updated part numbers (Included Automotive-A information)).
*B	2947039	VKN	06/10/2010	Updated Electrical Characteristics (Added Note 9 and referred the same note in I _{SB2} parameter). Updated Truth Table (Added Note 32 and referred the same note in CE column). Updated Package Diagram .
*C	3006318	AJU	08/23/2010	Updated Electrical Characteristics (Updated Note 9 and referred the same note in I _{SB1} parameter). Updated Data Retention Characteristics (Added Note 12 and referred the same note in I _{CDDR} parameter). Added Ordering Code Definitions . Added Acronyms and Units of Measure . Updated in new template.
*D	3296704	RAME	06/29/2011	Updated Functional Description (Removed “For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.”). Updated Ordering Code Definitions . Updated Package Diagram to latest revision.
*E	3515577	TAVA	02/03/2012	Updated Switching Waveforms .
*F	3548240	TAVA	03/12/2012	Updated Electrical Characteristics (Updated Note 8 (Removed “Refer to AN13470 for details.”)).
*G	3897076	MEMJ	02/06/2013	Updated Switching Waveforms : Removed figure “Write Cycle No. 1 (WE Controlled, OE HIGH During Write)”. Updated title of Figure 7 .
*H	4039358	MEMJ	07/01/2013	Updated Functional Description . Updated Electrical Characteristics : Added one more Test Condition “4.5 ≤ V _{CC} ≤ 5.5” for V _{OH} parameter and added maximum value corresponding to that Test Condition. Added Note 7 and referred the same note in maximum value for V _{OH} parameter corresponding to Test Condition “4.5 ≤ V _{CC} ≤ 5.5”. Updated to new template.
*I	4099182	VINI	08/19/2013	Updated Switching Characteristics : Added Note 14 and referred the same note in “Parameter” column.
*J	4779516	MEMJ	05/28/2015	Updated Functional Description : Added “For a complete list of related resources, click here .” at the end. Updated AC Test Loads and Waveforms : Updated Figure 2 . Updated Switching Characteristics : Added Note 19 and referred the same note in “Write Cycle”. Updated Switching Waveforms : Added Figure 8 . Added Note 29, 30, 31 and referred the same note in Figure 8 . Updated Package Diagram : spec 51-85094 – Changed revision from *F to *G. Updated to new template.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

[psoc.cypress.com/solutions](#)
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2009-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View CY62148ESL-55ZAXA on WIN SOURCE](#)
-  [Cypress Semiconductor Corp](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management