



**THE DATASHEET OF  
CY62146ESL-45ZSXI**



## Features

- Very high speed: 45 ns
- Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
- Ultra low standby power
  - Typical Standby current: 1 μA
  - Maximum Standby current: 7 μA
- Ultra low active power
  - Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 44-pin thin small outline package (TSOP) II package

## Functional Description


The CY62146ESL is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ( $\overline{CE}$  HIGH). The input and output pins ( $I/O_0$  through  $I/O_{15}$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH) or during a write operation ( $\overline{CE}$  LOW and  $\overline{WE}$  LOW).

To write to the device, take Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from  $I/O$  pins ( $I/O_0$  through  $I/O_7$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from  $I/O$  pins ( $I/O_8$  through  $I/O_{15}$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ).

To read from the device, take Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins appears on  $I/O_0$  to  $I/O_7$ . If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory appears on  $I/O_8$  to  $I/O_{15}$ . See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click [here](#).

## Logic Block Diagram




## Contents

<b>Pin Configurations</b> .....	<b>3</b>	<b>Ordering Information</b> .....	<b>12</b>
<b>Product Portfolio</b> .....	<b>3</b>	Ordering Code Definitions .....	12
<b>Maximum Ratings</b> .....	<b>4</b>	<b>Package Diagram</b> .....	<b>13</b>
<b>Operating Range</b> .....	<b>4</b>	<b>Acronyms</b> .....	<b>14</b>
<b>Electrical Characteristics</b> .....	<b>4</b>	<b>Document Conventions</b> .....	<b>14</b>
<b>Capacitance</b> .....	<b>5</b>	Units of Measure .....	14
<b>Thermal Resistance</b> .....	<b>5</b>	<b>Document History Page</b> .....	<b>15</b>
<b>AC Test Loads and Waveforms</b> .....	<b>5</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>17</b>
<b>Data Retention Characteristics</b> .....	<b>6</b>	Worldwide Sales and Design Support .....	17
<b>Data Retention Waveform</b> .....	<b>6</b>	Products .....	17
<b>Switching Characteristics</b> .....	<b>7</b>	PSoC® Solutions .....	17
<b>Switching Waveforms</b> .....	<b>8</b>	Cypress Developer Community .....	17
<b>Truth Table</b> .....	<b>11</b>	Technical Support .....	17

## Pin Configurations

Figure 1. 44-pin TSOP II pinout (Top View) [1]



## Product Portfolio

Product	Range	V <sub>CC</sub> Range (V) [2]	Speed (ns)	Power Dissipation					
				Operating I <sub>CC</sub> , (mA)				Standby, I <sub>SB2</sub> (μA)	
				f = 1MHz		f = f <sub>max</sub>			
				Typ [3]	Max	Typ [3]	Max	Typ [3]	Max
CY62146ESL	Industrial	2.2 V–3.6 V and 4.5 V–5.5 V	45	2	2.5	15	20	1	7

### Notes

1. NC pins are not connected on the die.
2. Datasheet specifications are not guaranteed for V<sub>CC</sub> in the range of 3.6 V to 4.5 V.
3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

## Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature .....	-65 °C to +150 °C
Ambient temperature with power applied .....	-55 °C to +125 °C
Supply voltage to ground potential .....	-0.5 V to 6.0 V
DC voltage applied to outputs in High Z State <sup>[4, 5]</sup> .....	-0.5 V to 6.0 V
DC input voltage <sup>[4, 5]</sup> .....	-0.5 V to 6.0 V

Output current into outputs (LOW) .....	20 mA
Static discharge voltage (MIL-STD-883, Method 3015) .....	>2001 V
Latch up current .....	>200 mA

## Operating Range

Device	Range	Ambient Temperature	V <sub>CC</sub> <sup>[6]</sup>
CY62146ESL	Industrial	-40 °C to +85 °C	2.2 V–3.6 V, and 4.5 V–5.5 V

## Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	45 ns			Unit
			Min	Typ <sup>[7]</sup>	Max	
V <sub>OH</sub>	Output high voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7   I <sub>OH</sub> = -0.1 mA	2.0	-	-	V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6   I <sub>OH</sub> = -1.0 mA	2.4	-	-	
		4.5 ≤ V <sub>CC</sub> ≤ 5.5   I <sub>OH</sub> = -1.0 mA	2.4	-	-	
V <sub>OL</sub>	Output low voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7   I <sub>OL</sub> = 0.1 mA	-	-	0.4	V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6   I <sub>OL</sub> = 2.1 mA	-	-	0.4	
		4.5 ≤ V <sub>CC</sub> ≤ 5.5   I <sub>OL</sub> = 2.1 mA	-	-	0.4	
V <sub>IH</sub>	Input high voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	1.8	-	V <sub>CC</sub> + 0.3	V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6	2.2	-	V <sub>CC</sub> + 0.3	
		4.5 ≤ V <sub>CC</sub> ≤ 5.5	2.2	-	V <sub>CC</sub> + 0.5	
V <sub>IL</sub>	Input low voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	-0.3	-	0.6	V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6	-0.3	-	0.8	
		4.5 ≤ V <sub>CC</sub> ≤ 5.5	-0.5	-	0.8	
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	-	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> ; Output Disabled	-1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>max</sub> = 1/t <sub>RC</sub>   V <sub>CC</sub> = V <sub>CCmax</sub>	-	15	20	mA
		f = 1 MHz   I <sub>OUT</sub> = 0 mA, CMOS levels	-	2	2.5	
I <sub>SB1</sub> <sup>[8]</sup>	Automatic CE Power down Current – CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.2 V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> ≤ 0.2 V, f = f <sub>max</sub> (Address and Data Only), f = 0 (OE, BHE, BLE and WE), V <sub>CC</sub> = V <sub>CC(max)</sub>	-	1	7	μA
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE Power down Current – CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.2 V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> ≤ 0.2 V, f = 0, V <sub>CC</sub> = V <sub>CC(max)</sub>	-	1	7	μA

### Notes

- V<sub>IL</sub>(min) = -2.0V for pulse durations less than 20 ns.
- V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
- Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.
- Chip enable ( $\overline{CE}$ ) must be HIGH at CMOS level to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

## Capacitance


Parameter <sup>[9]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## Thermal Resistance

Parameter <sup>[9]</sup>	Description	Test Conditions	TSOP II	Unit
Θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.92	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		17.44	°C/W

## AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameter	2.5 V	3.0 V	5.0 V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R <sub>TH</sub>	8000	645	639	Ω
V <sub>TH</sub>	1.20	1.75	1.77	V

### Note

9. Tested initially and after any design or process changes that may affect these parameters.


## Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[10]</sup>	Max	Unit
$V_{DR}$	$V_{CC}$ for data retention		1.5	–	–	V
$I_{CCDR}^{[11]}$	Data retention current	$\overline{CE} \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	1	7	$\mu\text{A}$
$t_{CDR}^{[12]}$	Chip deselect to data retention time		0	–	–	ns
$t_R^{[13]}$	Operation recovery time		45	–	–	ns

## Data Retention Waveform

Figure 3. Data Retention Waveform



### Notes

10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = 3\text{ V}$ , and  $V_{CC} = 5\text{ V}$ ,  $T_A = 25\text{ }^\circ\text{C}$ .
11. Chip enable ( $\overline{CE}$ ) must be HIGH at CMOS level to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating.
12. Tested initially and after any design or process changes that may affect these parameters.
13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \geq 100\text{ }\mu\text{s}$  or stable at  $V_{CC(min)} \geq 100\text{ }\mu\text{s}$ .

## Switching Characteristics

Over the Operating Range

Parameter <sup>[14, 15]</sup>	Description	45 ns		Unit
		Min	Max	
<b>Read Cycle</b>				
t <sub>RC</sub>	Read cycle time	45	–	ns
t <sub>AA</sub>	Address to data valid	–	45	ns
t <sub>OHA</sub>	Data hold from address change	10	–	ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to data valid	–	45	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to data valid	–	22	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z <sup>[16]</sup>	5	–	ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[16, 17]</sup>	–	18	ns
t <sub>LZCE</sub>	$\overline{CE}$ LOW to Low Z <sup>[16]</sup>	10	–	ns
t <sub>HZCE</sub>	$\overline{CE}$ HIGH to High Z <sup>[16, 17]</sup>	–	18	ns
t <sub>PU</sub>	$\overline{CE}$ LOW to power up	0	–	ns
t <sub>PD</sub>	$\overline{CE}$ HIGH to power down	–	45	ns
t <sub>DBE</sub>	$\overline{BLE}/\overline{BHE}$ LOW to data valid	–	22	ns
t <sub>LZBE</sub>	$\overline{BLE}/\overline{BHE}$ LOW to Low Z <sup>[16]</sup>	5	–	ns
t <sub>HZBE</sub>	$\overline{BLE}/\overline{BHE}$ HIGH to High Z <sup>[16, 17]</sup>	–	18	ns
<b>Write Cycle <sup>[18, 19]</sup></b>				
t <sub>WC</sub>	Write cycle time	45	–	ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to write end	35	–	ns
t <sub>AW</sub>	Address setup to write end	35	–	ns
t <sub>HA</sub>	Address hold from write end	0	–	ns
t <sub>SA</sub>	Address setup to Write Start	0	–	ns
t <sub>PWE</sub>	$\overline{WE}$ pulse width	35	–	ns
t <sub>BW</sub>	$\overline{BLE}/\overline{BHE}$ LOW to write end	35	–	ns
t <sub>SD</sub>	Data Setup to write end	25	–	ns
t <sub>HD</sub>	Data Hold from write end	0	–	ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[16, 17]</sup>	–	18	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[16]</sup>	10	–	ns

### Notes

14. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 2 on page 5.
16. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
17. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
18. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
19. The minimum write cycle time for Write Cycle No. 4 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

### Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [20, 21]





Figure 5. Read Cycle No. 2 ( $\overline{OE}$  Controlled) [21, 22]



**Notes**

- 20. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$  =  $V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ .
- 21. WE is HIGH for read cycle.
- 22. Address valid before or similar to  $\overline{CE}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.

Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ( $\overline{WE}$  Controlled) [23, 24]





Figure 7. Write Cycle No. 2 ( $\overline{CE}$  Controlled) [23, 24]



Notes

23. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

24. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.

25. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 ( $\overline{\text{BHE}}/\overline{\text{BLE}}$  Controlled) [26]





Figure 9. Write Cycle No. 4 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [28]



Notes

- 26. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}} = V_{IH}$ , the output remains in a high impedance state.
- 27. During this period, the I/Os are in output state. Do not apply input signals.
- 28. The minimum write cycle time for Write Cycle No. 4 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

**Truth Table**

$\overline{CE}$ [29]	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$	$\overline{BLE}$	Inputs/Outputs	Mode	Power
H	X	X	X	X	High-Z	Deselect/Power down	Standby ( $I_{SB}$ )
L	X	X	H	H	High-Z	Output disabled	Active ( $I_{CC}$ )
L	H	L	L	L	Data Out ( $I/O_0$ – $I/O_{15}$ )	Read	Active ( $I_{CC}$ )
L	H	L	H	L	Data Out ( $I/O_0$ – $I/O_7$ ); $I/O_8$ – $I/O_{15}$ in High-Z	Read	Active ( $I_{CC}$ )
L	H	L	L	H	Data Out ( $I/O_8$ – $I/O_{15}$ ); $I/O_0$ – $I/O_7$ in High-Z	Read	Active ( $I_{CC}$ )
L	H	H	L	L	High-Z	Output disabled	Active ( $I_{CC}$ )
L	H	H	H	L	High-Z	Output disabled	Active ( $I_{CC}$ )
L	H	H	L	H	High-Z	Output disabled	Active ( $I_{CC}$ )
L	L	X	L	L	Data In ( $I/O_0$ – $I/O_{15}$ )	Write	Active ( $I_{CC}$ )
L	L	X	H	L	Data In ( $I/O_0$ – $I/O_7$ ); $I/O_8$ – $I/O_{15}$ in High-Z	Write	Active ( $I_{CC}$ )
L	L	X	L	H	Data In ( $I/O_8$ – $I/O_{15}$ ); $I/O_0$ – $I/O_7$ in High-Z	Write	Active ( $I_{CC}$ )


**Note**

29. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.

### Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62146ESL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	Industrial

### Ordering Code Definitions



Package Diagram

Figure 10. 44-pin TSOP II Package Outline, 51-85087



## Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt

**Document History Page**

Document Title: CY62146ESL MoBL <sup>®</sup> , 4-Mbit (256K × 16) Static RAM Document Number: 001-43142				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	1875228	VKN / AESA	01/02/2008	New data sheet.
*A	2944332	VKN	06/04/2010	Updated <a href="#">Electrical Characteristics</a> : Added Note 8 and referred the same note in I <sub>SB2</sub> parameter. Updated <a href="#">Truth Table</a> : Added Note 29 and referred the same note in $\overline{CE}$ column. Updated <a href="#">Package Diagram</a> : spec 51-85087 – Changed revision from *A to *C. Added <a href="#">Acronyms</a> . Updated to new template.
*B	3109186	PRAS	12/13/2010	Changed Table Footnotes to Footnotes. Updated <a href="#">Ordering Information</a> : No change in part numbers. Added <a href="#">Ordering Code Definitions</a> . Completing Sunset Review.
*C	3296704	RAME	06/29/2011	Updated <a href="#">Functional Description</a> : Updated description (Removed “For best practice recommendations, refer to the Cypress Application Note <a href="#">AN1064</a> , <a href="#">SRAM System Guidelines</a> .”). Updated <a href="#">Electrical Characteristics</a> : Updated Note 8 (Added I <sub>SB1</sub> ) and referred the same note in I <sub>SB1</sub> parameter. Updated <a href="#">Capacitance</a> : Added Note 9 and referred the same note in parameter column. Updated <a href="#">Thermal Resistance</a> : Added Note 9 and referred the same note in parameter column. Updated <a href="#">Data Retention Characteristics</a> : Added Note 11 and referred the same note in I <sub>CCDR</sub> parameter. Changed minimum value of t <sub>R</sub> parameter from t <sub>RC</sub> to 45 ns. Updated <a href="#">Switching Characteristics</a> : Moved Note 14 to parameter column. Added <a href="#">Units of Measure</a> .
*D	3903350	MEMJ	02/13/2013	Updated <a href="#">Switching Waveforms</a> : Updated <a href="#">Figure 6</a> (Removed $\overline{OE}$ signal). Updated <a href="#">Figure 7</a> (Removed $\overline{OE}$ signal). Removed the Note “Data I/O is high impedance if $\overline{OE} = V_{IH}$ .” and its reference in <a href="#">Figure 6</a> , <a href="#">Figure 7</a> . Removed the figure “Write Cycle 3: $\overline{WE}$ controlled, $\overline{OE}$ LOW”. Updated <a href="#">Figure 8</a> (Removed “ $\overline{OE}$ LOW” in caption only). Updated <a href="#">Package Diagram</a> : spec 51-85087 – Changed revision from *C to *E. Completing Sunset Review.
*E	4100920	VINI	08/21/2013	Updated <a href="#">Switching Characteristics</a> : Added Note 14 and referred the same note in “Parameter” column. Updated to new template.
*F	4576406	VINI	01/16/2015	Updated <a href="#">Functional Description</a> : Added “For a complete list of related documentation, click <a href="#">here</a> .” at the end. Updated <a href="#">Switching Characteristics</a> : Added Note 19 and referred the same note in “Write Cycle”. Updated <a href="#">Switching Waveforms</a> : Added <a href="#">Figure 9</a> . Added Note 28 and referred the same note in <a href="#">Figure 9</a> .

**Document History Page** (continued)

Document Title: CY62146ESL MoBL <sup>®</sup> , 4-Mbit (256K × 16) Static RAM Document Number: 001-43142				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*G	5169392	VINI	03/10/2016	Updated <a href="#">Thermal Resistance</a> : Replaced “two-layer” with “four-layer” in “Test Conditions” column. Changed value of $\Theta_{JA}$ parameter from 77 °C/W to 57.92 °C/W. Changed value of $\Theta_{JC}$ parameter from 13 °C/W to 17.44 °C/W. Updated to new template. Completing Sunset Review.
*H	5983493	AESATMP9	12/04/2017	Updated Cypress Logo and Copyright.
*I	6529117	VINI	04/01/2019	Updated to new template. Completing Sunset Review.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Arm® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

#### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2008–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View CY62146ESL-45ZSXI on WIN SOURCE](#)

 [Cypress Semiconductor Corp](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management