



**THE DATASHEET OF
CD54HCT273F**



CDx4HC(T)273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset

1 Features

- Common clock and asynchronous controller reset
- Positive edge triggering
- Buffered inputs
- Fanout (over temperature range)
 - Standard outputs: 10 LSTTL loads
 - Bus driver outputs: 15 LSTTL loads
- Wide operating temperature range: -55°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL Logic ICs
- HC types:
 - 2 V to 6 V operation
 - High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} at $V_{CC} = 5\text{V}$
- HCT types:
 - 4.5 V to 5.5 V operation
 - Direct LSTTL input logic compatibility, $V_{IL} = 0.8\text{V}$ (max), $V_{IH} = 2\text{V}$ (min)
 - CMOS input compatibility, $I_I \leq 1\ \mu\text{A}$ at V_{OL}, V_{OH}

2 Description


The 'HC273 and 'HCT273 high speed octal D-Type flip-flops with a direct clear input are manufactured with silicon-gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits.

Information at the D input is transferred to the Q outputs on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CLK) and a common reset ($\overline{\text{CLR}}$). Resetting is accomplished by a low voltage level independent of the clock. All eight Q outputs are reset to a logic 0.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
CD54HC273F	CDIP (20)	26.92 mm × 6.92 mm
CD74HC273M	SOIC (20)	12.80 mm × 7.50 mm
CD74HC273E	PDIP (20)	25.40 mm × 6.35 mm
CD74HCT273M	SOIC (20)	12.80 mm × 7.50 mm
CD74HCT273	PDIP (20)	25.40 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram



Table of Contents


1 Features	1	6.3 Device Functional Modes.....	8
2 Description	1	7 Parameter Measurement Information	9
3 Revision History	2	8 Power Supply Recommendations	11
4 Pin Configuration and Functions	3	9 Layout	11
5 Specifications	4	9.1 Layout Guidelines.....	11
5.1 Absolute Maximum Ratings.....	4	10 Device and Documentation Support	12
5.2 Recommended Operating Conditions.....	4	10.1 Receiving Notification of Documentation Updates..	12
5.3 Thermal Information.....	4	10.2 Support Resources.....	12
5.4 Electrical Characteristics.....	5	10.3 Trademarks.....	12
5.5 Prerequisite for Switching Characteristics.....	6	10.4 Electrostatic Discharge Caution.....	12
5.6 Switching Characteristics.....	7	10.5 Glossary.....	12
6 Detailed Description	8	11 Mechanical, Packaging, and Orderable Information	12
6.1 Overview.....	8		
6.2 Functional Block Diagram.....	8		

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2003) to Revision C (January 2022)	Page
• Updated the numbering, formatting, tables, figures, and cross-references throughout the document to reflect modern data sheet standards.....	1
• Updated pin names to match current TI naming conventions. MR is now CLR, Q0 is now 1Q, D0 is now 1D, D1 is now 2D, Q1 is now 2Q, Q2 is now 3Q, D2 is now 3Q, D3 is now 4D, Q3 is now 4Q, CP is now CLK, Q4 is now 5Q, D4 is now 5D, D5 is now D6, Q5 is now 6Q, Q6 is now 7Q, D6 is now 7D, D7 is now 8D, Q7 is now 8Q.....	1

4 Pin Configuration and Functions



J, DW or N package
20-Pin CDIP, PDIP or SOIC
Top View

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V
I _{IK}	Input clamp diode current	For V _I < -0.5 V or V _I > V _{CC} + 0.5 V		±20 mA
I _{OK}	Output clamp diode current	For V _O < -0.5 V or V _O > V _{CC} + 0.5 V		±20 mA
I _O	Drain current, per output	For -0.5 V < V _O < V _{CC} + 0.5 V		±25 mA
I _O	Output source or sink current per output pin	For V _O > -0.5 V or V _O < V _{CC} + 0.5 V		±25 mA
	Continuous current through V _{CC} or ground current		±50	mA
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature range	-65	150	°C
	Lead temperature (Soldering 10s) (SOIC - Lead Tips Only)		300	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

		MIN	MAX	UNIT	
T _A	Temperature range	-55	125	°C	
V _{CC}	Supply voltage range	HC types	2	6	V
		HCT types	4.5	5.5	
V _I , V _O	DC input or output voltage	0	V _{CC}	V	
t _t	Input rise and fall time	2 V	1000	ns	
		4.5 V	500		
		6 V	400		

5.3 Thermal Information

THERMAL METRIC		DW (SOIC)	N (PDIP)	UNIT
		20 PINS	20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾	58	69	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

5.4 Electrical Characteristics

PARAMETER		TEST CONDITIONS ⁽²⁾	V _{CC} (V)	25°C			-40°C to 85°C		-55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES											
V _{IH}	High level input voltage		2	1.5		1.5		1.5		V	
			4.5	3.15		3.15		3.15			
			6	4.2		4.2		4.2			
V _{IL}	Low level input voltage		2		0.5		0.5		0.5	V	
			4.5		1.35		1.35		1.35		
			6		1.8		1.8		1.8		
V _{OH}	High level output voltage CMOS loads	I _{OH} = -20 μA	2	1.9		1.9		1.9		V	
		I _{OH} = -20 μA	4.5	4.4		4.4		4.4			
		I _{OH} = -20 μA	6	5.9		5.9		5.9			
	High level output voltage TTL loads	I _{OH} = -4 mA	4.5	3.98		3.84		3.7		V	
		I _{OH} = -5.2 mA	6	5.48		5.34		5.2			
V _{OL}	Low level output voltage CMOS loads	I _{OL} = 20 μA	2		0.1		0.1		0.1	V	
		I _{OL} = 20 μA	4.5		0.1	-	0.1	-	0.1		
		I _{OL} = 20 μA	6		0.1		0.1		0.1		
	Low level output voltage TTL loads	I _{OL} = 4 mA	4.5		0.26		0.33		0.4	V	
		I _{OL} = 5.2 mA	6		0.26		0.33		0.4		
I _I	Input leakage current	V _I = V _{CC} or GND	6		±0.1		±1		±1	mA	
I _{CC}	Quiescent device current	V _I = V _{CC} or GND	6		8		80		160	mA	
HCT TYPES											
V _{IH}	High level input voltage		4.5 to 5.5	2		2		2		V	
V _{IL}	Low level input voltage		4.5 to 5.5		0.8		0.8		0.8	V	
V _{OH}	High level output voltage CMOS loads	I _{OH} = -20 μA	4.5	4.4		4.4		4.4		V	
	High level output voltage TTL loads	I _{OH} = -4 mA	4.5	3.98		3.84		3.7			
V _{OL}	Low level output voltage CMOS loads	I _{OL} = 20 μA	4.5		0.1		0.1		0.1	V	
	Low level output voltage TTL loads	I _{OL} = 4 mA	4.5		0.26		0.33		0.4		
I _I	Input leakage current	V _I = V _{CC} or GND	5.5		±0.1		±1		±1	μA	
I _{CC}	Quiescent device current	V _I = V _{CC} or GND	5.5		8		80		160	μA	

5.4 Electrical Characteristics (continued)

PARAMETER		TEST CONDITIONS ⁽²⁾	V _{CC} (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
ΔI_{CC} ⁽¹⁾	Additional quiescent device current per input pin	CLR input held at V _{CC} –2.1	4.5 to 5.5		100	540		675		735	μA
		Data inputs held at V _{CC} –2.1	4.5 to 5.5		100	144		180		196	μA
		CLK inputs held at V _{CC} –2.1	4.5 to 5.5		100	540		675		735	μA

(1) For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8mA.

(2) V_I = V_{IH} or V_{IL}, unless otherwise noted.

5.5 Prerequisite for Switching Characteristics

See [Parameter Measurement Information](#)

PARAMETER		V _{CC} (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES										
f _{MAX}	Maximum clock frequency	2	6			5		4		MHz
		4.5	30			25		20		
		6	35			29		23		
t _W	CLR pulse width	2	60			75		90		ns
		4.5	12			15		18		
		6	10			13		15		
t _W	Clock pulse width	2	80			100		120		ns
		4.5	16			20		24		
		6	14			17		20		
t _{SU}	Set-up time data to clock	2	60			75		70		ns
		4.5	12			15		18		
		6	10			13		15		
t _H	Hold time, data to clock	2	3			3		3		ns
		4.5	3			3		3		
		6	3			3		3		
t _{REM}	Removal time, CLR to clock	2	50			65		75		ns
		4.5	10			13		15		
		6	9			11		13		
HCT TYPES										
f _{MAX}	Maximum clock frequency	4.5	25			20		16		MHz
t _W	CLR pulse width	4.5	12			15		18		ns
t _W	Clock pulse width	4.5	20			25		30		ns
t _{SU}	Set-up time data to clock	4.5	12			15		18		ns
t _H	Hold time, data to clock	4.5	3			3		3		ns
t _{REM}	Removal time, CLR to clock	4.5	10			13		15		ns

5.6 Switching Characteristics

Input t_r , t_f = 6 ns (See [Parameter Measurement Information](#))

PARAMETER		TEST CONDITIONS	$V_{CC}(V)$	25°C		-40°C to 85°C	-55°C to 125°C	UNIT
				TYP	MAX	MAX	MAX	
HC TYPES								
t_{PLH} , t_{PHL}	Propagation delay Clock to output	$C_L = 50$ pF	2	150	190	225	ns	
			4.5	30	38	45		
			6	26	30	38		
		$C_L = 15$ pF	5	12				
t_{PHL}	Propagation delay CLR to output	$C_L = 50$ pF	2	150	190	225	ns	
			4.5	30	38	45		
			6	26	30	38		
t_{TLH} , t_{THL}	Output transition time	$C_L = 50$ pF	2	75	95	110	ns	
			4.5	15	19	22		
			6	13	16	19		
C_{IN}	Input capacitance			10	10	10	pF	
f_{MAX}	Maximum clock frequency	$C_L = 15$ pF	5	60			MHz	
C_{PD}	Power dissipation capacitance ^{(1) (2)}		5	25			pF	
HCT TYPES								
t_{PLH} , t_{PHL}	Propagation delay, Clock to output	$C_L = 50$ pF	4.5	30	38	45	ns	
		$C_L = 15$ pF	5	12				
t_{PHL}	Propagation delay, CLR to output	$C_L = 50$ pF	4.5	32	40	48	ns	
t_{TLH} , t_{THL}	Output transition time	$C_L = 50$ pF	4.5	15	19	22	ns	
C_{IN}	Input capacitance			10	10	10	pF	
f_{MAX}	Maximum clock frequency	$C_L = 15$ pF	5	50			MHz	
C_{PD}	Power dissipation capacitance ^{(1) (2)}		5	25			pF	

(1) C_{PD} is used to determine the dynamic power consumption, per flip-flop.

(2) $P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 + f_O)$ where f_i = input frequency, f_O = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.


6 Detailed Description

6.1 Overview

The 'HC273 and 'HCT273 high speed octal D-Type flip-flops with a direct clear input are manufactured with silicon-gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits.

Information at the D input is transferred to the Q outputs on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CLK) and a common reset (CLR). Resetting is accomplished by a low voltage level independent of the clock. All eight Q outputs are reset to a logic 0.

6.2 Functional Block Diagram



6.3 Device Functional Modes

Table 6-1. Truth Table⁽¹⁾

INPUTS			OUTPUT
RESET (CLR)	CLOCK CLK	DATA D _n	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q ₀


(1) H = high voltage level, L = low voltage level, X = don't care, ↑ = transition from low to high level, Q₀ = level before the indicated steady-state input conditions were established

7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_t < 6 \text{ ns}$.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C_L includes probe and test-fixture capacitance.

Figure 7-1. Load Circuit for Push-Pull Outputs




Figure 7-2. Voltage Waveforms, Standard CMOS Inputs Pulse Duration






Figure 7-3. Voltage Waveforms, Standard CMOS Inputs Setup and Hold Times



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 7-4. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between t_r and t_f is the same as t_t .

Figure 7-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs




Figure 7-6. Voltage Waveforms, TTL-Compatible CMOS Inputs Pulse Duration





Figure 7-7. Voltage Waveforms, TTL-Compatible CMOS Inputs Setup and Hold Times



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 7-8. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs

8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8772501RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8772501RA CD54HCT273F3A	Samples
CD54HC273F	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC273F	Samples
CD54HC273F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409901RA CD54HC273F3A	Samples
CD54HCT273F	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT273F	Samples
CD54HCT273F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8772501RA CD54HCT273F3A	Samples
CD74HC273E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC273E	Samples
CD74HC273M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC273M	Samples
CD74HC273M96E4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC273M	Samples
CD74HCT273E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT273E	Samples
CD74HCT273EE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT273E	Samples
CD74HCT273M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT273M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC273, CD54HCT273, CD74HC273, CD74HCT273 :

- Catalog : [CD74HC273](#), [CD74HCT273](#)
- Military : [CD54HC273](#), [CD54HCT273](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC273M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74HC273M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT273M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT273M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC273M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HC273M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HCT273M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HCT273M96	SOIC	DW	20	2000	356.0	356.0	41.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CD74HC273E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT273E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT273EE4	N	PDIP	20	20	506	13.97	11230	4.32

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package is hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View CD54HCT273F](#) on WIN SOURCE

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management