



**THE DATASHEET OF  
CY7C142-55PC**





## 2K x 8 Dual-Port Static RAM

### Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- 2K x 8 organization
- 0.65-micron CMOS for optimum speed/power
- High-speed access: 15 ns
- Low operating power:  $I_{CC} = 110$  mA (max.)
- Fully asynchronous operation
- Automatic power-down
- Master CY7C132/CY7C136 easily expands data bus width to 16 or more bits using slave CY7C142/CY7C146
- BUSY output flag on CY7C132/CY7C136; BUSY input on CY7C142/CY7C146
- INT flag for port-to-port communication (52-pin PLCC/PQFP versions)
- Available in 48-pin DIP (CY7C132/142), 52-pin PLCC and 52-pin TQFP (CY7C136/146)
- Pin-compatible and functionally equivalent to IDT7132/IDT7142


### Functional Description

The CY7C132/CY7C136/CY7C142 and CY7C146 are high-speed CMOS 2K by 8 dual-port static RAMs. Two ports are provided to permit independent access to any location in memory. The CY7C132/ CY7C136 can be utilized as either a standalone 8-bit dual-port static RAM or as a MASTER dual-port RAM in conjunction with the CY7C142/CY7C146 SLAVE dual-port device in systems requiring 16-bit or greater word widths. It is the solution to applications requiring shared or buffered data such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port has independent control pins; chip enable ( $\overline{CE}$ ), write enable (R/W), and output enable ( $\overline{OE}$ ). BUSY flags are provided on each port. In addition, an interrupt flag (INT) is provided on each port of the 52-pin PLCC version. BUSY signals that the port is trying to access the same location currently being accessed by the other port. On the PLCC version,  $\overline{INT}$  is an interrupt flag indicating that data has been placed in a unique location (7FF for the left port and 7FE for the right port).



An automatic power-down feature is controlled independently on each port by the chip enable ( $\overline{CE}$ ) pins.

The CY7C132/CY7C142 are available in 48-pin DIP. The CY7C136/CY7C146 are available in 52-pin PLCC and PQFP.



#### Notes:

1. CY7C132/CY7C136 (Master): BUSY is open drain output and requires pull-up resistor. CY7C142/CY7C146 (Slave): BUSY is input.
2. Open drain outputs; pull-up resistor required.

**Pin Configurations**

**Selection Guide**

|                           |           | 7C136-15 <sup>[3]</sup><br>7C146-15 | 7C132-25 <sup>[3]</sup><br>7C136-25<br>7C142-25<br>7C146-25 | 7C132-30<br>7C136-30<br>7C142-30<br>7C146-30 | 7C132-35<br>7C136-35<br>7C142-35<br>7C146-35 | 7C132-45<br>7C136-45<br>7C142-45<br>7C146-45 | 7C132-55<br>7C136-55<br>7C142-55<br>7C146-55 | Unit |
|---------------------------|-----------|-------------------------------------|---|--|--|--|--|------|
| Maximum Access Time       |           | 15                                  | 25  | 30   | 35   | 45   | 55   | ns   |
| Maximum Operating Current | Com'l/Ind | 190                                 | 170   | 170  | 120  | 120  | 110  | mA   |
| Maximum Operating Current | Military  |                                     |   |  | 170  | 170  | 120  |      |
| Maximum Standby Current   | Com'l/Ind | 75                                  | 65  | 65   | 45   | 45   | 35   | mA   |
|                           | Military  |                                     |   |  | 65   | 65   | 45   |      |

Shaded area contains preliminary information.

**Note:**

- 15 and 25-ns version available in PQFP and PLCC packages only.



**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with Power Applied..... -55°C to +125°C

Supply Voltage to Ground Potential (Pin 48 to Pin 24)..... -0.5V to +7.0V

DC Voltage Applied to Outputs in High-Z State ..... -0.5V to +7.0V

DC Input Voltage ..... -3.5V to +7.0V

Output Current into Outputs (LOW)..... 20 mA

Static Discharge Voltage..... > 2001V (per MIL-STD-883, Method 3015)

Latch-up Current..... > 200 mA

**Operating Range**

| Range                   | Ambient Temperature | V <sub>CC</sub> |
|-------------------------|---------------------|-----------------|
| Commercial              | 0°C to +70°C        | 5V ± 10%        |
| Industrial              | -40°C to +85°C      | 5V ± 10%        |
| Military <sup>[4]</sup> | -55°C to +125°C     | 5V ± 10%        |

**Electrical Characteristics** Over the Operating Range<sup>[5]</sup>

| Parameter        | Description                                 | Test Conditions   | 7C136-15 <sup>[3]</sup><br>7C146-15 |      | 7C132-30 <sup>[3]</sup><br>7C136-25,30<br>7C142-30<br>7C146-25,30 |      | 7C132-35,45<br>7C136-35,45<br>7C142-35,45<br>7C146-35,45 |      | 7C132-55<br>7C136-55<br>7C142-55<br>7C146-55 |      | Unit |
|------------------|---|---|-------------------------------------|------|---|------|--|------|--|------|------|
|                  |   |   | Min.                                | Max. | Min.  | Max. | Min.   | Max. | Min.   | Max. |      |
| V <sub>OH</sub>  | Output HIGH voltage                         | V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA   | 2.4                                 |      | 2.4   |      | 2.4  |      | 2.4  |      | V    |
| V <sub>OL</sub>  | Output LOW voltage                          | I <sub>OL</sub> = 4.0 mA  |                                     | 0.4  |   | 0.4  |  | 0.4  |  | 0.4  | V    |
|                  |   | I <sub>OL</sub> = 16.0 mA <sup>[6]</sup>  |                                     | 0.5  |   | 0.5  |  | 0.5  |  | 0.5  |      |
| V <sub>IH</sub>  | Input HIGH voltage                          |   | 2.2                                 |      | 2.2   |      | 2.2  |      | 2.2  |      | V    |
| V <sub>IL</sub>  | Input LOW voltage                           |   |                                     | 0.8  |   | 0.8  |  | 0.8  |  | 0.8  | V    |
| I <sub>IX</sub>  | Input load current                          | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>  | -5                                  | +5   | -5  | +5   | -5   | +5   | -5   | +5   | µA   |
| I <sub>OZ</sub>  | Output leakage current                      | GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled  | -5                                  | +5   | -5  | +5   | -5   | +5   | -5   | +5   | µA   |
| I <sub>OS</sub>  | Output short circuit current <sup>[7]</sup> | V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND  |                                     | -350 |   | -350 |  | -350 |  | -350 | mA   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply Current    | CE = V <sub>IL</sub> , Outputs Open, f = f <sub>MAX</sub> <sup>[8]</sup>  | Com'l                               | 190  |   | 170  |  | 120  |  | 110  | mA   |
|                  |   |   | Mil                                 |      |   |      |  | 170  |  | 120  |      |
| I <sub>SB1</sub> | Standby current both ports, TTL Inputs      | CE <sub>L</sub> and CE <sub>R</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub> <sup>[8]</sup>   | Com'l                               | 75   |   | 65   |  | 45   |  | 35   | mA   |
|                  |   |   | Mil                                 |      |   |      |  | 65   |  | 45   |      |
| I <sub>SB2</sub> | Standby Current One Port, TTL Inputs        | CE <sub>L</sub> or CE <sub>R</sub> ≥ V <sub>IH</sub> , Active Port Outputs Open, f = f <sub>MAX</sub> <sup>[8]</sup>  | Com'l                               | 135  |   | 115  |  | 90   |  | 75   | mA   |
|                  |   |   | Mil                                 |      |   |      |  | 115  |  | 90   |      |
| I <sub>SB3</sub> | Standby Current Both Ports, CMOS Inputs     | Both Ports CE <sub>L</sub> and CE <sub>R</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V, f = 0  | Com'l                               | 15   |   | 15   |  | 15   |  | 15   | mA   |
|                  |   |   | Mil                                 |      |   |      |  | 15   |  | 15   |      |
| I <sub>SB4</sub> | Standby Current One Port, CMOS Inputs       | One Port CE <sub>L</sub> or CE <sub>R</sub> > V <sub>CC</sub> - 0.2V, V <sub>IN</sub> > V <sub>CC</sub> - 0.2V or V <sub>IN</sub> < 0.2V, Active Port Outputs Open, f = f <sub>MAX</sub> <sup>[8]</sup> | Com'l                               | 125  |   | 105  |  | 85   |  | 70   | mA   |
|                  |   |   | Mil                                 |      |   |      |  | 105  |  | 85   |      |

**Capacitance<sup>[9]</sup>**


| Parameter        | Description        | Test Conditions  | Max. | Unit |
|------------------|--------------------|--|------|------|
| C <sub>IN</sub>  | Input Capacitance  | T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V | 15   | pF   |
| C <sub>OUT</sub> | Output Capacitance |  | 10   | pF   |

Shaded area contains preliminary information.

**Notes:**

- T<sub>A</sub> is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- BUSY and INT pins only.
- Duration of the short circuit should not exceed 30 seconds.
- At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency of read cycle of 1/t<sub>rc</sub> and using AC Test Waveforms input levels of GND to 3V.
- This parameter is guaranteed but not tested.

**AC Test Loads and Waveforms**



**Switching Characteristics** Over the Operating Range (Speeds -15, -25, -30) [5, 10]

| Parameter                         | Description   | 7C136-15 <sup>[3]</sup><br>7C146-15 |      | 7C132-25 <sup>[3]</sup><br>7C136-25<br>7C142-25<br>7C146-25 |      | 7C132-30<br>7C136-30<br>7C142-30<br>7C146-30 |      | Unit |
|-----------------------------------|---|-------------------------------------|------|---|------|--|------|------|
|                                   |   | Min.                                | Max. | Min.  | Max. | Min.   | Max. |      |
| <b>Read Cycle</b>                 |   |                                     |      |   |      |  |      |      |
| t <sub>RC</sub>                   | Read Cycle Time                                       | 15                                  |      | 25  |      | 30   |      | ns   |
| t <sub>AA</sub>                   | Address to Data Valid <sup>[11]</sup>                 |                                     | 15   |   | 25   |  | 30   | ns   |
| t <sub>OHA</sub>                  | Data Hold from Address Change                         | 0                                   |      | 0   |      | 0  |      | ns   |
| t <sub>ACE</sub>                  | $\overline{CE}$ LOW to Data Valid <sup>[11]</sup>     |                                     | 15   |   | 25   |  | 30   | ns   |
| t <sub>DOE</sub>                  | $\overline{OE}$ LOW to Data Valid <sup>[11]</sup>     |                                     | 10   |   | 15   |  | 20   | ns   |
| t <sub>LZOE</sub>                 | $\overline{OE}$ LOW to Low Z <sup>[9, 12]</sup>       | 3                                   |      | 3   |      | 3  |      | ns   |
| t <sub>HZOE</sub>                 | $\overline{OE}$ HIGH to High Z <sup>[9, 12, 13]</sup> |                                     | 10   |   | 15   |  | 15   | ns   |
| t <sub>LZCE</sub>                 | $\overline{CE}$ LOW to Low Z <sup>[9, 12]</sup>       | 3                                   |      | 5   |      | 5  |      | ns   |
| t <sub>HZCE</sub>                 | $\overline{CE}$ HIGH to High Z <sup>[9, 12, 13]</sup> |                                     | 10   |   | 15   |  | 15   | ns   |
| t <sub>PU</sub>                   | $\overline{CE}$ LOW to Power-Up <sup>[9]</sup>        | 0                                   |      | 0   |      | 0  |      | ns   |
| t <sub>PD</sub>                   | $\overline{CE}$ HIGH to Power-Down <sup>[9]</sup>     |                                     | 15   |   | 25   |  | 25   | ns   |
| <b>Write Cycle<sup>[14]</sup></b> |   |                                     |      |   |      |  |      |      |
| t <sub>WC</sub>                   | Write Cycle Time                                      | 15                                  |      | 25  |      | 30   |      | ns   |
| t <sub>SCE</sub>                  | $\overline{CE}$ LOW to Write End                      | 12                                  |      | 20  |      | 25   |      | ns   |
| t <sub>AW</sub>                   | Address Set-up to Write End                           | 12                                  |      | 20  |      | 25   |      | ns   |
| t <sub>HA</sub>                   | Address Hold from Write End                           | 2                                   |      | 2   |      | 2  |      | ns   |
| t <sub>SA</sub>                   | Address Set-up to Write Start                         | 0                                   |      | 0   |      | 0  |      | ns   |
| t <sub>PWE</sub>                  | R/W Pulse Width                                       | 12                                  |      | 15  |      | 25   |      | ns   |
| t <sub>SD</sub>                   | Data Set-up to Write End                              | 10                                  |      | 15  |      | 15   |      | ns   |
| t <sub>HD</sub>                   | Data Hold from Write End                              | 0                                   |      | 0   |      | 0  |      | ns   |

Shaded areas contain preliminary information.

**Notes:**

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub>, and 30-pF load capacitance.
- AC test conditions use V<sub>OH</sub> = 1.6V and V<sub>OL</sub> = 1.4V.
- At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub> is less than t<sub>LZOE</sub>.
- t<sub>LZCE</sub>, t<sub>LZWE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are tested with C<sub>L</sub> = 5pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.



**Switching Characteristics** Over the Operating Range (Speeds -15, -25, -30) (continued)<sup>[5, 10]</sup>

| Parameter                              | Description                                     | 7C136-15 <sup>[3]</sup><br>7C146-15 |         | 7C132-25 <sup>[3]</sup><br>7C136-25<br>7C142-25<br>7C146-25 |         | 7C132-30<br>7C136-30<br>7C142-30<br>7C146-30 |         | Unit |
|--|---|-------------------------------------|---------|---|---------|--|---------|------|
|  |   | Min.                                | Max.    | Min.  | Max.    | Min.   | Max.    |      |
| t <sub>HZWE</sub>                      | R/W LOW to High Z <sup>[9]</sup>                |                                     | 10      |   | 15      |  | 15      | ns   |
| t <sub>LZWE</sub>                      | R/W HIGH to Low Z <sup>[9]</sup>                | 0                                   |         | 0   |         | 0  |         | ns   |
| <b>Busy/Interrupt Timing</b>           |   |                                     |         |   |         |  |         |      |
| t <sub>BLA</sub>                       | BUSY LOW from Address Match                     |                                     | 15      |   | 20      |  | 20      | ns   |
| t <sub>BHA</sub>                       | BUSY HIGH from Address Mismatch <sup>[15]</sup> |                                     | 15      |   | 20      |  | 20      | ns   |
| t <sub>BLC</sub>                       | BUSY LOW from CE LOW                            |                                     | 15      |   | 20      |  | 20      | ns   |
| t <sub>BHC</sub>                       | BUSY HIGH from CE HIGH <sup>[15]</sup>          |                                     | 15      |   | 20      |  | 20      | ns   |
| t <sub>PS</sub>                        | Port Set Up for Priority                        | 5                                   |         | 5   |         | 5  |         | ns   |
| t <sub>WB</sub>                        | R/W LOW after BUSY LOW <sup>[16]</sup>          | 0                                   |         | 0   |         | 0  |         | ns   |
| t <sub>WH</sub>                        | R/W HIGH after BUSY HIGH                        | 13                                  |         | 20  |         | 30   |         | ns   |
| t <sub>BDD</sub>                       | BUSY HIGH to Valid Data                         |                                     | 15      |   | 25      |  | 30      | ns   |
| t <sub>DDD</sub>                       | Write Data Valid to Read Data Valid             |                                     | Note 17 |   | Note 17 |  | Note 17 | ns   |
| t <sub>WDD</sub>                       | Write Pulse to Data Delay                       |                                     | Note 17 |   | Note 17 |  | Note 17 | ns   |
| <b>Interrupt Timing<sup>[18]</sup></b> |   |                                     |         |   |         |  |         |      |
| t <sub>WINS</sub>                      | R/W to INTERRUPT Set Time                       |                                     | 15      |   | 25      |  | 25      | ns   |
| t <sub>EINS</sub>                      | CE to INTERRUPT Set Time                        |                                     | 15      |   | 25      |  | 25      | ns   |
| t <sub>INS</sub>                       | Address to INTERRUPT Set Time                   |                                     | 15      |   | 25      |  | 25      | ns   |
| t <sub>OINR</sub>                      | OE to INTERRUPT Reset Time <sup>[15]</sup>      |                                     | 15      |   | 25      |  | 25      | ns   |
| t <sub>EINR</sub>                      | CE to INTERRUPT Reset Time <sup>[15]</sup>      |                                     | 15      |   | 25      |  | 25      | ns   |
| t <sub>INR</sub>                       | Address to INTERRUPT Reset Time <sup>[15]</sup> |                                     | 15      |   | 25      |  | 25      | ns   |

**Switching Characteristics** Over the Operating Range (Speeds -35, -45, -55) <sup>[5, 10]</sup>

| Parameter         | Description                              | 7C132-35<br>7C136-35<br>7C142-35<br>7C146-35 |      | 7C132-45<br>7C136-45<br>7C142-45<br>7C146-45 |      | 7C132-55<br>7C136-55<br>7C142-55<br>7C146-55 |      | Unit |
|-------------------|--|--|------|--|------|--|------|------|
|                   |  | Min.   | Max. | Min.   | Max. | Min.   | Max. |      |
| <b>Read Cycle</b> |  |  |      |  |      |  |      |      |
| t <sub>RC</sub>   | Read Cycle Time                          | 35   |      | 45   |      | 55   |      | ns   |
| t <sub>AA</sub>   | Address to Data Valid <sup>[11]</sup>    |  | 35   |  | 45   |  | 55   | ns   |
| t <sub>OHA</sub>  | Data Hold from Address Change            | 0  |      | 0  |      | 0  |      | ns   |
| t <sub>ACE</sub>  | CE LOW to Data Valid <sup>[11]</sup>     |  | 35   |  | 45   |  | 55   | ns   |
| t <sub>DOE</sub>  | OE LOW to Data Valid <sup>[11]</sup>     |  | 20   |  | 25   |  | 25   | ns   |
| t <sub>LZOE</sub> | OE LOW to Low Z <sup>[9, 12]</sup>       | 3  |      | 3  |      | 3  |      | ns   |
| t <sub>HZOE</sub> | OE HIGH to High Z <sup>[9, 12, 13]</sup> |  | 20   |  | 20   |  | 25   | ns   |




**Notes:**

15. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
16. CY7C142/CY7C146 only.
17. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:  
 BUSY on Port B goes HIGH.  
 Port B's address toggled.  
 CE for Port B is toggled.  
 R/W for Port B is toggled during valid read.
18. 52-pin PLCC and PQFP versions only.





**Switching Characteristics** Over the Operating Range (Speeds -35, -45, -55) (continued)<sup>[5, 10]</sup>





| Parameter                              | Description  | 7C132-35<br>7C136-35<br>7C142-35<br>7C146-35 |         | 7C132-45<br>7C136-45<br>7C142-45<br>7C146-45 |         | 7C132-55<br>7C136-55<br>7C142-55<br>7C146-55 |         | Unit |
|--|--|--|---------|--|---------|--|---------|------|
|  |  | Min.   | Max.    | Min.   | Max.    | Min.   | Max.    |      |
| t <sub>LZCE</sub>                      | $\overline{CE}$ LOW to Low Z <sup>[9, 12]</sup>                      | 5  |         | 5  |         | 5  |         | ns   |
| t <sub>HZCE</sub>                      | $\overline{CE}$ HIGH to High Z <sup>[9, 12, 13]</sup>                |  | 20      |  | 20      |  | 25      | ns   |
| t <sub>PU</sub>                        | $\overline{CE}$ LOW to Power-Up <sup>[9]</sup>                       | 0  |         | 0  |         | 0  |         | ns   |
| t <sub>PD</sub>                        | $\overline{CE}$ HIGH to Power-Down <sup>[9]</sup>                    |  | 35      |  | 35      |  | 35      | ns   |
| <b>Write Cycle<sup>[14]</sup></b>      |  |  |         |  |         |  |         |      |
| t <sub>WC</sub>                        | Write Cycle Time   | 35   |         | 45   |         | 55   |         | ns   |
| t <sub>SCE</sub>                       | $\overline{CE}$ LOW to Write End                                     | 30   |         | 35   |         | 40   |         | ns   |
| t <sub>AW</sub>                        | Address Set-up to Write End  | 30   |         | 35   |         | 40   |         | ns   |
| t <sub>HA</sub>                        | Address Hold from Write End  | 2  |         | 2  |         | 2  |         | ns   |
| t <sub>SA</sub>                        | Address Set-up to Write Start  | 0  |         | 0  |         | 0  |         | ns   |
| t <sub>PWE</sub>                       | R $\overline{W}$ Pulse Width   | 25   |         | 30   |         | 30   |         | ns   |
| t <sub>SD</sub>                        | Data Set-up to Write End   | 15   |         | 20   |         | 20   |         | ns   |
| t <sub>HD</sub>                        | Data Hold from Write End   | 0  |         | 0  |         | 0  |         | ns   |
| t <sub>HZWE</sub>                      | R $\overline{W}$ LOW to High Z <sup>[9]</sup>                        |  | 20      |  | 20      |  | 25      | ns   |
| t <sub>LZWE</sub>                      | R $\overline{W}$ HIGH to Low Z <sup>[9]</sup>                        | 0  |         | 0  |         | 0  |         | ns   |
| <b>Busy/Interrupt Timing</b>           |  |  |         |  |         |  |         |      |
| t <sub>BLA</sub>                       | $\overline{BUSY}$ LOW from Address Match                             |  | 20      |  | 25      |  | 30      | ns   |
| t <sub>BHA</sub>                       | $\overline{BUSY}$ HIGH from Address Mismatch <sup>[15]</sup>         |  | 20      |  | 25      |  | 30      | ns   |
| t <sub>BLC</sub>                       | $\overline{BUSY}$ LOW from $\overline{CE}$ LOW                       |  | 20      |  | 25      |  | 30      | ns   |
| t <sub>BHC</sub>                       | $\overline{BUSY}$ HIGH from $\overline{CE}$ HIGH <sup>[15]</sup>     |  | 20      |  | 25      |  | 30      | ns   |
| t <sub>PS</sub>                        | Port Set Up for Priority   | 5  |         | 5  |         | 5  |         | ns   |
| t <sub>WB</sub>                        | R $\overline{W}$ LOW after $\overline{BUSY}$ LOW <sup>[16]</sup>     | 0  |         | 0  |         | 0  |         | ns   |
| t <sub>WH</sub>                        | R $\overline{W}$ HIGH after $\overline{BUSY}$ HIGH                   | 30   |         | 35   |         | 35   |         | ns   |
| t <sub>BDD</sub>                       | $\overline{BUSY}$ HIGH to Valid Data                                 |  | 35      |  | 45      |  | 45      | ns   |
| t <sub>DDD</sub>                       | Write Data Valid to Read Data Valid                                  |  | Note 17 |  | Note 17 |  | Note 17 | ns   |
| t <sub>WDD</sub>                       | Write Pulse to Data Delay  |  | Note 17 |  | Note 17 |  | Note 17 | ns   |
| <b>Interrupt Timing<sup>[18]</sup></b> |  |  |         |  |         |  |         |      |
| t <sub>WINS</sub>                      | R $\overline{W}$ to $\overline{INTERRUPT}$ Set Time                  |  | 25      |  | 35      |  | 45      | ns   |
| t <sub>EINS</sub>                      | $\overline{CE}$ to $\overline{INTERRUPT}$ Set Time                   |  | 25      |  | 35      |  | 45      | ns   |
| t <sub>INS</sub>                       | Address to $\overline{INTERRUPT}$ Set Time                           |  | 25      |  | 35      |  | 45      | ns   |
| t <sub>OINR</sub>                      | $\overline{OE}$ to $\overline{INTERRUPT}$ Reset Time <sup>[15]</sup> |  | 25      |  | 35      |  | 45      | ns   |
| t <sub>EINR</sub>                      | $\overline{CE}$ to $\overline{INTERRUPT}$ Reset Time <sup>[15]</sup> |  | 25      |  | 35      |  | 45      | ns   |
| t <sub>INR</sub>                       | Address to $\overline{INTERRUPT}$ Reset Time <sup>[15]</sup>         |  | 25      |  | 35      |  | 45      | ns   |





**Switching Waveforms**
**Read Cycle No. 1 (Either Port-Address Access)<sup>[19, 20]</sup>**

**Read Cycle No. 2 (Either Port- $\overline{CE}/\overline{OE}$ )<sup>[19, 21]</sup>**

**Read Cycle No. 3 (Read with BUSY Master: CY7C132 and CY7C136)**

**Notes:**



19.  $R/\overline{W}$  is HIGH for read cycle.
20. Device is continuously selected,  $\overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IL}$ .
21. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

**Switching Waveforms (continued)**
**Write Cycle No.1 (OE Three-States Data I/Os—Either Port)<sup>[14, 22]</sup>**

**Write Cycle No. 2 (R/W Three-States Data I/Os—Either Port)<sup>[14, 23]</sup>**

**Notes:**

22. If  $\overline{OE}$  is LOW during a  $\overline{R/W}$  controlled write cycle, the write pulse width must be the larger of  $t_{PWE}$  or  $t_{HZWE} + t_{SD}$  to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required  $t_{SD}$ .
23. If the  $\overline{CE}$  LOW transition occurs simultaneously with or after the  $\overline{R/W}$  LOW transition, the outputs remain in a high-impedance state.

**Switching Waveforms (continued)**
**Busy Timing Diagram No. 1 (CE Arbitration)**
 **$\overline{CE}_L$  ValidFirst:**

 **$\overline{CE}_R$  ValidFirst:**

**Busy Timing Diagram No. 2 (Address Arbitration)**
**Left Address/ValidFirst:**

**Right Address/ValidFirst:**


**Switching Waveforms (continued)**
**Busy Timing Diagram No. 3 (Write with  $\overline{\text{BUSY}}$ , Slave: CY7C142/CY7C146)**

**Interrupt Timing Diagrams<sup>[18]</sup>**
**Left Side Sets  $\overline{\text{INT}}_R$ :**

**Right Side Clears  $\overline{\text{INT}}_R$ :**

**Right Side Sets  $\overline{\text{INT}}_L$ :**


**Interrupt Timing Diagrams<sup>[18]</sup> (continued)**
**Right Side Clears INT<sub>L</sub>:**

**Typical DC and AC Characteristics**




**Ordering Information**

| Speed (ns) | Ordering Code | Package Name | Package Type                        | Operating Range |
|------------|---------------|--------------|-------------------------------------|-----------------|
| 30         | CY7C132-30PC  | P25          | 48-Lead (600-Mil) Molded DIP        | Commercial      |
|            | CY7C132-30PI  | P25          | 48-Lead (600-Mil) Molded DIP        | Industrial      |
| 35         | CY7C132-35PC  | P25          | 48-Lead (600-Mil) Molded DIP        | Commercial      |
|            | CY7C132-35PI  | P25          | 48-Lead (600-Mil) Molded DIP        | Industrial      |
|            | CY7C132-35DMB | D26          | 48-Lead (600-Mil) Sidebrazed DIP    | Military        |
| 45         | CY7C132-45PC  | P25          | 48-Lead (600-Mil) Molded DIP        | Commercial      |
|            | CY7C132-45PI  | P25          | 48-Lead (600-Mil) Molded DIP        | Industrial      |
|            | CY7C132-45DMB | D26          | 48-Lead (600-Mil) Sidebrazed DIP    | Military        |
| 55         | CY7C132-55PC  | P25          | 48-Lead (600-Mil) Molded DIP        | Commercial      |
|            | CY7C132-55PI  | P25          | 48-Lead (600-Mil) Molded DIP        | Industrial      |
|            | CY7C132-55DMB | D26          | 48-Lead (600-Mil) Sidebrazed DIP    | Military        |
| 15         | CY7C136-15JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C136-15NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
| 25         | CY7C136-25JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C136-25NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
| 30         | CY7C136-30JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C136-30NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
|            | CY7C136-30JI  | J69          | 52-Lead Plastic Leaded Chip Carrier | Industrial      |
| 35         | CY7C136-35JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C136-35NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
|            | CY7C136-35JI  | J69          | 52-Lead Plastic Leaded Chip Carrier | Industrial      |
|            | CY7C136-35LMB | L69          | 52-Square Leadless Chip Carrier     | Military        |
| 45         | CY7C136-45JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C136-45NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
|            | CY7C136-45JI  | J69          | 52-Lead Plastic Leaded Chip Carrier | Industrial      |
|            | CY7C136-45LMB | L69          | 52-Square Leadless Chip Carrier     | Military        |
| 55         | CY7C136-55JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C136-55NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
|            | CY7C136-55JI  | J69          | 52-Lead Plastic Leaded Chip Carrier | Industrial      |
|            | CY7C136-55NI  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
|            | CY7C136-55LMB | L69          | 52-Square Leadless Chip Carrier     | Military        |
| 30         | CY7C142-30PC  | P25          | 48-Lead (600-Mil) Molded DIP        | Commercial      |
|            | CY7C142-30PI  | P25          | 48-Lead (600-Mil) Molded DIP        | Industrial      |
| 35         | CY7C142-35PC  | P25          | 48-Lead (600-Mil) Molded DIP        | Commercial      |
|            | CY7C142-35PI  | P25          | 48-Lead (600-Mil) Molded DIP        | Industrial      |
|            | CY7C142-35DMB | D26          | 48-Lead (600-Mil) Sidebrazed DIP    | Military        |
| 45         | CY7C142-45PC  | P25          | 48-Lead (600-Mil) Molded DIP        | Commercial      |
|            | CY7C142-45PI  | P25          | 48-Lead (600-Mil) Molded DIP        | Industrial      |
|            | CY7C142-45DMB | D26          | 48-Lead (600-Mil) Sidebrazed DIP    | Military        |
| 55         | CY7C142-55PC  | P25          | 48-Lead (600-Mil) Molded DIP        | Commercial      |
|            | CY7C142-55PI  | P25          | 48-Lead (600-Mil) Molded DIP        | Industrial      |
|            | CY7C142-55DMB | D26          | 48-Lead (600-Mil) Sidebrazed DIP    | Military        |

Shaded areas contain preliminary information.



**Ordering Information** (continued)

| Speed (ns) | Ordering Code | Package Name | Package Type                        | Operating Range |
|------------|---------------|--------------|-------------------------------------|-----------------|
| 15         | CY7C146-15JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C146-15NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
| 25         | CY7C146-25JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C146-25NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
| 30         | CY7C146-30JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C146-30NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
|            | CY7C146-30JI  | J69          | 52-Lead Plastic Leaded Chip Carrier | Industrial      |
| 35         | CY7C146-35JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C146-35NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
|            | CY7C146-35JI  | J69          | 52-Lead Plastic Leaded Chip Carrier | Industrial      |
|            | CY7C146-35LMB | L69          | 52-Square Leadless Chip Carrier     | Military        |
| 45         | CY7C146-45JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C146-45NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
|            | CY7C146-45JI  | J69          | 52-Lead Plastic Leaded Chip Carrier | Industrial      |
|            | CY7C146-45LMB | L69          | 52-Square Leadless Chip Carrier     | Military        |
| 55         | CY7C146-55JC  | J69          | 52-Lead Plastic Leaded Chip Carrier | Commercial      |
|            | CY7C146-55NC  | N52          | 52-Pin Plastic Quad Flatpack        |                 |
|            | CY7C146-55JI  | J69          | 52-Lead Plastic Leaded Chip Carrier | Industrial      |
|            | CY7C146-55LMB | L69          | 52-Square Leadless Chip Carrier     | Military        |

**MILITARY SPECIFICATIONS**

**Group A Subgroup Testing—DC Characteristics**

| Parameter            | Subgroups |
|----------------------|-----------|
| V <sub>OH</sub>      | 1, 2, 3   |
| V <sub>OL</sub>      | 1, 2, 3   |
| V <sub>IH</sub>      | 1, 2, 3   |
| V <sub>IL</sub> Max. | 1, 2, 3   |
| I <sub>IX</sub>      | 1, 2, 3   |
| I <sub>OZ</sub>      | 1, 2, 3   |
| I <sub>CC</sub>      | 1, 2, 3   |
| I <sub>SB1</sub>     | 1, 2, 3   |
| I <sub>SB2</sub>     | 1, 2, 3   |
| I <sub>SB3</sub>     | 1, 2, 3   |
| I <sub>SB4</sub>     | 1, 2, 3   |

**Switching Characteristics**

| Parameter          | Subgroups       |
|--------------------|-----------------|
| <b>Read Cycle</b>  |                 |
| t <sub>RC</sub>    | 7, 8, 9, 10, 11 |
| t <sub>AA</sub>    | 7, 8, 9, 10, 11 |
| t <sub>ACE</sub>   | 7, 8, 9, 10, 11 |
| t <sub>DOE</sub>   | 7, 8, 9, 10, 11 |
| <b>Write Cycle</b> |                 |
| t <sub>WC</sub>    | 7, 8, 9, 10, 11 |
| t <sub>SCE</sub>   | 7, 8, 9, 10, 11 |


**Switching Characteristics** (continued)

| Parameter                       | Subgroups       |
|---------------------------------|-----------------|
| t <sub>AW</sub>                 | 7, 8, 9, 10, 11 |
| t <sub>HA</sub>                 | 7, 8, 9, 10, 11 |
| t <sub>SA</sub>                 | 7, 8, 9, 10, 11 |
| t <sub>PWE</sub>                | 7, 8, 9, 10, 11 |
| t <sub>SD</sub>                 | 7, 8, 9, 10, 11 |
| t <sub>HD</sub>                 | 7, 8, 9, 10, 11 |
| <b>Busy/Interrupt Timing</b>    |                 |
| t <sub>BLA</sub>                | 7, 8, 9, 10, 11 |
| t <sub>BHA</sub>                | 7, 8, 9, 10, 11 |
| t <sub>BLC</sub>                | 7, 8, 9, 10, 11 |
| t <sub>BHC</sub>                | 7, 8, 9, 10, 11 |
| t <sub>PS</sub>                 | 7, 8, 9, 10, 11 |
| t <sub>WINS</sub>               | 7, 8, 9, 10, 11 |
| t <sub>EINS</sub>               | 7, 8, 9, 10, 11 |
| t <sub>INS</sub>                | 7, 8, 9, 10, 11 |
| t <sub>OINR</sub>               | 7, 8, 9, 10, 11 |
| t <sub>EINR</sub>               | 7, 8, 9, 10, 11 |
| t <sub>INR</sub>                | 7, 8, 9, 10, 11 |
| <b>BUSY TIMING</b>              |                 |
| t <sub>WB</sub> <sup>[24]</sup> | 7, 8, 9, 10, 11 |
| t <sub>WH</sub>                 | 7, 8, 9, 10, 11 |
| t <sub>BDD</sub>                | 7, 8, 9, 10, 11 |


**Note:**  
 24. CY7C142/CY7C146 only.

**Package Diagrams**

**48-Lead (600-Mil) Sidebrazed DIP D26**  
 MIL-STD-1835 D-14 Config. C




**52-Lead Plastic Leaded Chip Carrier J69**





Package Diagrams (continued)

**48-Lead (600-Mil) Molded DIP P25**



All product and company names mentioned in this document are the trademarks of their respective holders.



**Document History Page**

| <b>Document Title: CY7C132 / CY7C136 / CY7C142 / CY7C146 2K x 8 Dual Port Static RAM</b><br><b>Document Number: 38-06031</b> |                |                   |                        |   |
|--|----------------|-------------------|------------------------|---|
| <b>REV.</b>  | <b>ECN NO.</b> | <b>Issue Date</b> | <b>Orig. of Change</b> | <b>Description of Change</b>            |
| **   | 110171         | 10/21/01          | SZV                    | Change from Spec number: 38-06031       |
| *A   | 128959         | 9/03/03           | JFU                    | Added CY7C136-55NI to Order Information |

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View CY7C142-55PC on WIN SOURCE](#)

 [Infineon Technologies](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management