



**THE DATASHEET OF  
PI6CVF857AE**




## 1:10 PLL Clock Driver for 2.5V DDR-SDRAM Memory

### Product Features

- Operating Frequency up to 220 MHz for PC3200 Registered DIMM applications
- Distributes one differential clock input pair to ten differential clock output pairs
- Inputs (CLK,  $\overline{\text{CLK}}$ ) and (FBIN,  $\overline{\text{FBIN}}$ )
- Input PWRDWN: LVCMOS
- Outputs (Yx,  $\overline{\text{Yx}}$ ), (FBOUT,  $\overline{\text{FBOUT}}$ )
- External feedback pins (FBIN,  $\overline{\text{FBIN}}$ ) are used to synchronize the outputs to the clock input
- Operates at 2.5V for PC1600, PC2100, PC2700, and 2.6V for PC3200
- Packaging (Pb-free & Green available):  
–48-pin TSSOP

### Block Diagram




### Product Description

PI6CVF857 PLL clock device is developed for registered DDR DIMM applications. The device is a zero-delay buffer that distributes a differential clock input pair (CLK,  $\overline{\text{CLK}}$ ) to ten differential pairs of clock outputs (Y[0:9],  $\overline{\text{Y[0:9]}}$ ), and one differential pair feedback clock outputs (FBOUT,  $\overline{\text{FBOUT}}$ ). The clock outputs are controlled by the input clocks (CLK,  $\overline{\text{CLK}}$ ), the feedback clocks (FBIN,  $\overline{\text{FBIN}}$ ), the 2.5V LVCMOS input (PWRDWN), and the Analog Power input (AV<sub>DD</sub>). When input PWRDWN is low while power is applied, the input receivers are disabled, the PLL is turned off, and the differential clock outputs are 3-stated. When the AV<sub>DD</sub> is strapped low, the PLL is turned off and bypassed for test purposes.


When the input frequency falls below a suggested detection frequency that is below the operating frequency of the PLL, the device will enter a low power mode. An input frequency detection circuit will detect the low frequency condition and perform the same low power features as when the PWRDWN input is low.

The PLL in the PI6CVF857 clock driver uses the input clocks (CLK,  $\overline{\text{CLK}}$ ) and the feedback clocks (FBIN,  $\overline{\text{FBIN}}$ ) to provide high-performance, low-skew, low-jitter output differential clocks (Y[0:9],  $\overline{\text{Y[0:9]}}$ ). The PI6CVF857 is also able to track Spread Spectrum Clocking for reduced EMI.

**Pin Configuration TSSOP (A)**



**Pin Configuration TQFN (ZD)**



### Pinout Table

Pin Name	Description
$\frac{CLK}{\overline{CLK}}$	Reference Clock input
Y <sub>x</sub>	Clock outputs.
$\overline{Y_x}$	Complement Clock outputs.
$\frac{FBOUT}{\overline{FBOUT}}$	Feedback output, and Complement Feedback Output
$\frac{FBIN}{\overline{FBIN}}$	Feedback Input, and Complement Feedback Input
$\overline{PWRDWN}$	Power down and output disable for all Y <sub>x</sub> and $\overline{Y_x}$ outputs. When $\overline{PWRDWN} = 0$ , the part is powered down and the differential clock outputs are disabled to a - state. When $\overline{PWRDWN} = 1$ , all differential clock outputs are enabled and run at the same frequency as CLK.
V <sub>DDQ</sub>	Power Supply for I/O.
AV <sub>DD</sub>	Analog /core power supply. AV <sub>DD</sub> can be used to bypass the PLL for testing purposes. When AV <sub>DD</sub> is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	Analog/core ground. Provides the ground reference for the analog/core circuitry
GND	Ground

### Function Table

Inputs				Outputs				PLL
AV <sub>DD</sub>	$\overline{PWRDWN}$	CLK	$\overline{CLK}$	Y	$\overline{Y}$	FBOUT	$\overline{FBOUT}$	
GND	H	L	H	L	H	L	H	Bypassed/off
GND	H	H	L	H	L	H	L	Bypassed/off
X	L	L	H	Z	Z	Z	Z	off
X	L	H	L	Z	Z	Z	Z	off
Nominal <sup>(2)</sup>	H	L	H	L	H	L	H	on
Nominal <sup>(2)</sup>	H	H	L	H	L	H	L	on
Nominal <sup>(2)</sup>	X	< 20 MHz <sup>(1)</sup>		Z	Z	Z	Z	off

**Notes:**

- For testing and power saving purposes, PI6CVF857 will power down if the frequency of the reference inputs CLK,  $\overline{CLK}$  is well below the operating frequency range. The maximum power down clock frequency is below 20 MHz. For example, PI6CVF857 will be powered down when the CLK,  $\overline{CLK}$  stop running.
- AV<sub>DD</sub> Nominal is 2.5V for PC1600, PC2100, and PC2700. AV<sub>DD</sub> Nominal is 2.6V for PC3200.

Z = High impedance

X = Don't care

**Absolute Maximum Ratings** (Over operating free-air temperature range)

Symbol	Parameter	Min.	Max.	Units
$V_{DDQ}, AV_{DD}$	I/O supply voltage range and analog/core supply voltage range	- 0.5	3.6	V
$V_I$	Input voltage range	- 0.5	$V_{DDQ} + 0.5$	
$V_O$	Output voltage range	- 0.5		
$I_{IK}$	Input Clamp Current	- 50	50	mA
$I_{OK}$	Output Clamp Current	- 50	50	
$I_O$	Continuous output Current	- 50	50	
$I_{O(PWR)}$	Continuous current through each $AV_{DD}$ , $V_{DDQ}$ , or GND	- 100	100	
Tstg	Storage temperature	- 65	150	°C
$\theta_{JA}$	Junction to ambient thermal (package A)		104	°C/w
$\theta_{JC}$	Junction to case thermal (package A)		38	°C/w

**Note:** Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

**DC Specifications**

**Recommended Operating Conditions**

Symbol	Parameter	Min.	Nom.	Max.	Units	
$AV_{DD}$	Analog/core supply voltage	$V_{DDQ} - 0.12$	$V_{DDQ}$	2.7	V	
$V_{DDQ}$	Output supply voltage	PC1600 - PC2700	2.3	2.5		2.7
		PC3200	2.5	2.6		2.7
$V_{IL}$	Low-level input voltage for $\overline{PWRDWN}$ pin	-0.3		0.7	mA	
$V_{IH}$	High-level input voltage for $\overline{PWRDWN}$ pin	1.7		$V_{DDQ} + 0.3$		
$I_{OH}$	High-level output current	-		12	mA	
$I_{OL}$	Low-level output current	-		-12		
$V_{IX}$	Input differential-pair crossing voltage	$(V_{DDQ}/2) - 0.2$		$(V_{DDQ}/2) + 0.2$	V	
$V_{IN}$	Input voltage level	-0.3		$V_{DDQ} + 0.3$		
$V_{ID}$	Input differential voltage between CLK and $\overline{CLK}$	DC	0.36	$V_{DDQ} + 0.6$		
		AC	0.7	$V_{DDQ} + 0.6$		
$T_A$	Operating free air temperature	-40		85	°C	

**Timing Requirements for PC1600 ~ PC2700** (Over recommended operating free-air temperature)

Symbol	Description	AVDD, VDDQ = 2.5V ±0.2V		Units
		Min.	Max.	
f <sub>CK</sub>	Operating clock frequency <sup>(1,2)</sup>	60	170	MHz
	Application clock frequency <sup>(3)</sup>	95	170	
t <sub>DC</sub>	Input clock duty cycle	40	60	%
t <sub>STAB</sub>	PLL stabilization time after powerup		100	µs

**Notes:**

1. The PLL is able to handle spread spectrum induced skew.
2. Operating clock frequency indicates a range over which the PLL is able to lock, but in which the clock is not required to meet the other timing parameters. (Used for low-speed debug).
3. Application clock frequency indicates a range over which the PLL meets all of the timing parameters.

**Electrical Characteristics for PC1600 ~ PC2700** (Over recommended operating free-air temperature)

Parameter		Test Conditions	AVDD, VDDQ	Min.	Typ.	Max.	Units	
V <sub>IK</sub>	All inputs	I <sub>I</sub> = -18mA	2.3V			-1.2	V	
V <sub>OH</sub>	High output voltage	I <sub>OH</sub> = -100µA	2.3 to 2.7V	V <sub>DDQ</sub> - 0.1				
		I <sub>OH</sub> = -12mA	2.3V	1.7				
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 100µA	2.3 to 2.7V			0.1		
		I <sub>OL</sub> = 12mA	2.3V			0.6		
I <sub>I</sub>	CLK, FBIN	V <sub>I</sub> = V <sub>DDQ</sub> or GND	2.7V			±10		µA
	PWRDWN	V <sub>I</sub> = V <sub>DDQ</sub> or GND	2.7V					
I <sub>DDPD</sub>	Static supply current I <sub>DDQ</sub> + I <sub>ADD</sub>	CLK & $\overline{\text{CLK}}$ = 0 MHz, PWRDWN = Low				200		
I <sub>DDQ</sub>	Dynamic supply current of V <sub>DDQ</sub>	CLK & $\overline{\text{CLK}}$ = 170 MHz All outputs are open	2.7V			300	mA	
I <sub>ADD</sub>	Dynamic supply current of AV <sub>DD</sub>	CLK & $\overline{\text{CLK}}$ = 170 MHz	2.7V			12	mA	
C <sub>I</sub>	CLK and $\overline{\text{CLK}}$	V <sub>I</sub> = V <sub>DDQ</sub> or GND	2.5V	2.0		3.5	pF	
	FBIN and $\overline{\text{FBIN}}$							
C <sub>I(Δ)</sub>	CLK and $\overline{\text{CLK}}^{(5)}$	V <sub>I</sub> = V <sub>DDQ</sub> or GND	2.5V	-0.25		0.25		
	FBIN and $\overline{\text{FBIN}}^{(5)}$							

**Note:**

4. The maximum power-down clock frequency is below 20 MHz.
5. Guaranteed by design, but not production tested.

**Timing Requirements for PC3200** (Over recommended operating free-air temperature)

Symbol	Description	AVDD, VDDQ = 2.6V ±0.1V		Units
		Min.	Max.	
f <sub>CK</sub>	Operating clock frequency <sup>(1,2)</sup>	60	220	MHz
	Application clock frequency <sup>(3)</sup>	95	220	
t <sub>DC</sub>	Input clock duty cycle	40	60	%
t <sub>STAB</sub>	PLL stabilization time after powerup		100	µs

**Notes:**

1. The PLL is able to handle spread spectrum induced skew.
2. Operating clock frequency indicates a range over which the PLL is able to lock, but in which the clock is not required to meet the other timing parameters. (Used for low-speed debug).
3. Application clock frequency indicates a range over which the PLL meets all of the timing parameters.

**Electrical Characteristics for PC3200** (Over recommended operating free-air temperature)

Parameter		Test Conditions	AVDD, VDDQ	Min.	Typ.	Max.	Units
V <sub>IK</sub>	All inputs	I <sub>I</sub> = -18mA	2.5V			-1.2	V
V <sub>OH</sub>	High output voltage	I <sub>OH</sub> = -100µA	2.5 to 2.7V	V <sub>DDQ</sub> - 0.1			
		I <sub>OH</sub> = -12mA	2.5V	1.7			
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 100µA	2.5 to 2.7V			0.1	
		I <sub>OL</sub> = 12mA	2.5V			0.6	
I <sub>I</sub>	CLK, FBIN	V <sub>I</sub> = V <sub>DDQ</sub> or GND	2.7V			±10	µA
	PWRDWN	V <sub>I</sub> = V <sub>DDQ</sub> or GND	2.7V				
I <sub>DDPD</sub>	Static supply current I <sub>DDQ</sub> + I <sub>ADD</sub>	CLK & $\overline{\text{CLK}}$ = 0 MHz, PWRDWN = Low				200	
I <sub>DDQ</sub>	Dynamic supply current of V <sub>DDQ</sub>	CLK & $\overline{\text{CLK}}$ = 200 MHz All outputs are open	2.7V			300	
I <sub>ADD</sub>	Dynamic supply current of AV <sub>DD</sub>	CLK & $\overline{\text{CLK}}$ = 200 MHz	2.7V			12	mA
C <sub>I</sub>	CLK and $\overline{\text{CLK}}$	V <sub>I</sub> = V <sub>DDQ</sub> or GND	2.6V	2.0		3.5	pF
	FBIN and $\overline{\text{FBIN}}$						
C <sub>I(Δ)</sub>	CLK and $\overline{\text{CLK}}$ <sup>(5)</sup>	V <sub>I</sub> = V <sub>DDQ</sub> or GND	2.6V	-0.25		0.25	
	FBIN and $\overline{\text{FBIN}}$ <sup>(5)</sup>						

**Note:**

4. The maximum power-down clock frequency is below 20 MHz.
5. Guaranteed by design, but not production tested.

### AC Specifications for PC1600 ~ PC2700

Switching characteristics over recommended operating free-air temperature range (unless otherwise noted)( See Figure 1 & 2 )

Parameter	Description	Diagram	AV <sub>DD</sub> , V <sub>DDQ</sub> = 2.5V ±0.2V			Units
			Min.	Nom.	Max	
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter	Figure 4	-50		50	ps
t(θ)	Static phase offset <sup>(1)</sup>	Figure 5	-50	0	50	
tsk(o)	Output clock skew	Figure 6			75	
t <sub>jit(per)</sub>	Period jitter	Figure 7	-75		75	
t <sub>jit(hper)</sub>	Half-period jitter	Figure 8	-100		100	
tsl(i)	Input clock slew rate	Figure 9	1.0		4.0	V/ns
tsl(o)	Output clock slew rate <sup>(2)</sup>	Figure 9	1.0		2.0	
V <sub>OX</sub>	Output differential-pair cross-voltage		(V <sub>DDQ</sub> /2) -0.1		(V <sub>DDQ</sub> /2) +0.1	V
The PLL is capable of meeting all the above parameters while supporting SSC synthesizers with the following parameters						
	SSC modulation frequency		30.00		50.00	kHz
	SSC clock input frequency deviation		0.00		-0.50	%
	PLL loop bandwidth <sup>(4)</sup>		2			MHz
	Phase angle				-0.031	degrees

**Notes:**

1. Static Phase offset does not include Jitter.
2. The Output Skew Rate is calculated by using the load shown in Figure 3.
3. V<sub>OX</sub> specified at the DRAM clock input or the test load in Figure 2.
4. The SSC requirements meet the Intel PC100 SDRAM Registered DIMM specification.


### AC Specifications for PC3200

Switching characteristics over recommended operating free-air temperature range (unless otherwise noted)( See Figure 1 & 2 )


Parameter	Description	Diagram	AVDD, VDDQ = 2.6V ±0.1V			Units
			Min.	Nom.	Max	
tjit(cc)	Cycle-to-cycle jitter	Figure 4	-50		50	ps
t(θ)	Static phase offset <sup>(1)</sup>	Figure 5	-50	0	50	
tsk(o)	Output clock skew	Figure 6			75	
tjit(per)	Period jitter	Figure 7	-50		50	
tjit(hper)	Half-period jitter	Figure 8	-75		75	
tsl(i)	Input clock slew rate	Figure 9	1.0		4.0	V/ns
tsl(o)	Output clock slew rate <sup>(2)</sup>	Figure 9	1.0		2.0	
VOX	Output differential-pair cross-voltage		(VDDQ/2) -0.1		(VDDQ/2) +0.1	V
The PLL is capable of meeting all the above parameters while supporting SSC synthesizers with the following parameters						
	SSC modulation frequency		30.00		50.00	kHz
	SSC clock input frequency deviation		0.00		-0.50	%
	PLL loop bandwidth <sup>(4)</sup>		2			MHz
	Phase angle				-0.031	degrees

**Notes:**


1. Static Phase offset does not include Jitter.
2. The Output Skew Rate is calculated by using the load shown in Figure 3.
3. VOX specified at the DRAM clock input or the test load in Figure 2.
4. The SSC requirements meet the Intel PC100 SDRAM Registered DIMM specification.



**Figure 1. IBIS Model Output Load**



**Figure 2. Output Load Test Circuit 1**



**Figure 3. Output Load Test Circuit 2**




Figure 4. Cycle-to-Cycle Jitter




Figure 5. Static Phase Offset




Figure 6. Output Skew




Figure 7. Period Jitter




Figure 8. Half-Period Jitter





Figure 9. Input and Output Slew Rates

Packaging Mechanical: 48-Pin TSSOP (A)



Ordering Information

Ordering Code	Package Code	Pin Count - Package Type
PI6CVF857A	A	48-pin TSSOP
PI6CVF857AE	A	Pb-free & Green, 48-pin TSSOP

Notes:

- Thermal characteristics can be found on the company web site at <http://www.pericom.com/packaging/>

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View PI6CVF857AE on WIN SOURCE](#)
-  [Diodes Incorporated Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management