



THE DATASHEET OF SN65LVCP202RGER



Gigabit 2 × 2 CROSSPOINT SWITCH

FEATURES

- Up to 2.5-Gbps Operation
- Nonblocking Architecture Allows Each Output to Be Connected to Any Input
- 30 ps of Deterministic Jitter
- Selectable Transmit Preemphasis Per Lane
- Receive Equalization
- Available Packaging: 24-Pin QFN
- Propagation Delay Times: 500 ps Typical
- Inputs Electrically Compatible With CML Signal Levels
- Operates From a Single 3.3-V Supply
- Outputs Can Be Driven to Hi-Z State
- Low Power: 290 mW (typ)
- Integrated Termination Resistors


APPLICATIONS

- Clock Buffering/Clock MUXing
- Wireless Base Stations
- High-Speed Network Routing
- Telecom/Datacom

DESCRIPTION

The SN65LVCP202 is a 2 × 2 nonblocking crosspoint switch in a flow-through pinout allowing for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 2:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve high signaling speeds while maintaining low signal skews. The SN65LVCP202 incorporates 100-Ω termination resistors for those applications where board space is at a premium. Transmit preemphasis and receive equalization are built in for superior signal integrity performance.

The SN65LVCP202 is characterized for operation from –40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

LOGIC DIAGRAM



- Note:**
- V_{BB}:** Receiver input internal biasing voltage (allows ac coupling)
 - EQ:** Input equalizer (compensates for frequency dependent transmission line loss of backplanes)
 - R_T:** Internal 50-Ω receiver termination (100-Ω differential)
 - Preemphasis:** Output precompensation for transmission line losses

TERMINAL FUNCTIONS

| TERMINAL | | TYPE | DESCRIPTION |
|------------------------|------------------|---|---|
| NAME | NO. | | |
| High Speed I/O | | | |
| xA xB | 2, 5 3, 6 | Differential Inputs (with 50-Ω termination to V _{BB}) xA = P; xB = N | Line-side differential inputs, CML compatible |
| xY xZ | 17, 14 16, 13 | Differential output xY = P; xZ = N | Switch-side differential outputs, VML |
| Control Signals | | | |
| \overline{xDE} | 24, 7 | Input | Data enable; active-low; LVTTTL; when not enabled, the output is in high-impedance state for power savings. |
| S1, S2 | 1, 18 | Input; S1 = channel 1 | Switching selection; LVTTTL |
| P11–P22 | 22, 21, 9, 10 | Input; P11 = channel 1 bit 1 | Output preemphasis control; LVTTTL |
| EQ | 23 | Input: Selection for receive equalization setting | EQ = 1 (default) is for the 5-dB setting; EQ = 0 is for the 12-dB setting. |
| Power Supply | | | |
| VCC | 8, 12, 19 | Power | Power supply, 3.3 V ±5% |
| GND | 11, 15, 20 | | Ground |
| Thermal pad | Thermal pad | | The ground center pad of the package must be connected to GND plane with thermal vias. |
| V _{BB} | 4 | Input | Receiver input biasing voltage |

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




Figure 1. Equivalent Input Circuit Design




Figure 2. Common-Mode Output Voltage Test Circuit

Table 1. CROSSPOINT LOGIC TABLE

| OUTPUT CHANNEL 1 (1Y/1Z) | | OUTPUT CHANNEL 2 (2Y/2Z) | |
|--------------------------|----------------|--------------------------|----------------|
| CONTROL PINS, S1x | INPUT SELECTED | CONTROL PINS, S2x | INPUT SELECTED |
| 0 | 1A/1B | 0 | 1A/1B |
| 1 | 2A/2B | 1 | 2A/2B |

AVAILABLE OPTIONS

| T _A | DESCRIPTION | PACKAGED DEVICE ⁽¹⁾⁽²⁾ |
|----------------|--------------------|-----------------------------------|
| | | RGE (24-Pin) (Orderable) |
| –40°C to 85°C | Serial multiplexer | SN65LVCP202RGE |

- (1) The package is available taped and reeled. Add an R suffix to device types (e.g., SN65LVCP202RGER).
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

DISSIPATION RATINGS

| PACKAGE THERMAL CHARACTERISTICS ⁽¹⁾ | | |
|--|---|----------|
| Parameter | Conditions | NOM |
| θ_{JA} (junction-to-ambient) | Four-layer JEDEC board (JESD51-7) using four thermal vias of 0,3-mm diameter each, airflow = 0 ft/min (0 m/s) | 55.4 C/W |

(1) See the *IC Package Thermal Metrics* application report ([SPRA953](#)) for a detailed explanation of thermal parameters.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | UNIT | |
|----------|---|--|-------------------------------|
| V_{CC} | Supply voltage range ⁽²⁾ | –0.5 V to 6 V | |
| V_I | Voltage range | Control inputs, all outputs | –0.5 V to ($V_{CC} + 0.5$ V) |
| | | Receiver inputs | –0.5 V to 4 V |
| ESD | Human-body model ⁽³⁾ | All pins | 4 kV |
| | Charged-device model ⁽⁴⁾ | All pins | 500 V |
| T_J | Maximum junction temperature | See <i>Package Thermal Characteristics</i> table | |
| | Moisture sensitivity level | 2 | |
| | Reflow temperature package soldering, 4 seconds | 260°C | |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to the ground terminals.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.

RECOMMENDED OPERATING CONDITIONS

| | | | MIN | NOM | MAX | UNIT |
|-----------------------------|---|--|-------|-----|--|------------------|
| dR | Operating data rate | | | | 2.5 | Gbps |
| V _{CC} | Supply voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{CC(N)} | Supply-voltage noise amplitude | 10 Hz to 1.25 GHz | | | 20 | mV |
| T _J | Junction temperature | | | | 125 | °C |
| T _A | Operating free-air temperature ⁽¹⁾ | | –40 | | 85 | °C |
| DIFFERENTIAL INPUTS | | | | | | |
| V _{ID} | Receiver peak-to-peak differential input voltage ⁽²⁾ | dR _(in) ≤ 1.25 Gbps | 100 | | 1750 | mV _{PP} |
| V _{ICM} | Receiver common-mode input voltage | Note: for best jitter performance, ac coupling is recommended. | 1.5 | 1.6 | V _{CC} – $\frac{ V_{ID} }{2}$ | V |
| CONTROL INPUTS | | | | | | |
| V _{IH} | High-level input voltage | | 2 | | V _{CC} + 0.3 | V |
| V _{IL} | Low-level input voltage | | –0.3 | | 0.8 | V |
| DIFFERENTIAL OUTPUTS | | | | | | |
| R _L | Differential load resistance | | 80 | 100 | 120 | Ω |

(1) Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

(2) Differential input voltage V_{ID} is defined as |IN+ – IN–|.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|-----------------------------|--|---|--------------------|------|------------------|
| DIFFERENTIAL INPUTS | | | | | |
| V _{IT+} | Positive-going differential input high threshold | | | 50 | mV |
| V _{IT–} | Negative-going differential input low threshold | –50 | | | mV |
| A _(EQ) | Equalizer gain | at 1.25 GHz (EQ = 0) | | 12 | dB |
| R _{T(D)} | Termination resistance, differential | 80 | 100 | 120 | Ω |
| V _{BB} | Open-circuit input voltage (input self-bias voltage) | AC-coupled inputs | | 1.6 | V |
| R _(BBDC) | Biasing network dc impedance | | 30 | | kΩ |
| R _(BBAC) | Biasing network ac impedance | 375 MHz | | 42 | Ω |
| DIFFERENTIAL OUTPUTS | | | | | |
| V _{ODH} | High-level output voltage | R _L = 100 Ω ±1%, Px2 = Px1 = 0; 2.5-Gbps alternating 1010-pattern; Figure 3 | | 650 | mV _{PP} |
| V _{ODL} | Low-level output voltage | | | –650 | mV _{PP} |
| V _{ODB(PP)} | Output differential voltage without preemphasis ⁽²⁾ | 1000 | 1300 | 1500 | mV _{PP} |
| V _{OCM} | Output common-mode voltage | See Figure 2 | | 1.65 | V |
| ΔV _{OC(SS)} | Change in steady-state common-mode output voltage between logic states | | | 1 | mV |

(1) All typical values are at T_A = 25°C and V_{CC} = 3.3 V supply unless otherwise noted. They are for reference purposes and are not production tested.

(2) Differential output voltage V_{ODB} is defined as |OUT+ – OUT–|.

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|--------------------------|---|---|--|--------------------|-----|------|
| V _(PE) | Output preemphasis voltage ratio, $\frac{V_{ODB(PP)}}{V_{ODPE(PP)}}$ | Px2:Px1 = 00 | | 0 | | dB |
| | | Px2:Px1 = 01 | R _L = 100 Ω ±1%; x = Channel 1 or 2; See Figure 3 | 3 | | |
| | | Px2:Px1 = 10 | | 6 | | |
| | | Px2:Px1 = 11 | | 9 | | |
| t _(PRE) | Preemphasis duration measurement | Output preemphasis is set to 9 dB during test; Pxx = 1; Measured with a 100-MHz clock signal; R _L = 100 Ω ±1%, See Figure 4 | | 175 | | ps |
| R _O | Output resistance | Differential on-chip termination between OUT+ and OUT– | | 100 | | Ω |
| CONTROL INPUTS | | | | | | |
| I _{IH} | High-level input current | V _{IN} = VCC | | | 5 | μA |
| I _{IL} | Low-level input current | V _{IN} = GND | –125 | –90 | | μA |
| R _(PU) | Pullup resistance | | | 35 | | kΩ |
| POWER CONSUMPTION | | | | | | |
| P _D | Device power dissipation | All outputs terminated 100 Ω | | 290 | 414 | mW |
| P _Z | Device power dissipation in high-impedance state | All outputs in high-impedance state | | | 331 | mW |
| I _{CC} | Device current consumption | All outputs terminated 100 Ω; PRBS 2 ⁷ – 1 pattern at 2.5 Gbps | | | 115 | mA |

SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|-----------------------------|---|---|-----|--------------------|-----|--------|
| MULTIPLEXER | | | | | | |
| t _(SM) | Multiplexer switch time | Multiplexer to valid output | | 3 | 6 | ns |
| DIFFERENTIAL OUTPUTS | | | | | | |
| t _{PLH} | Low-to-high propagation delay | Propagation delay, input to output See Figure 6 | | 0.5 | 0.7 | ns |
| t _{PHL} | High-to-low propagation delay | | | 0.5 | 0.7 | ns |
| t _r | Rise time | 20% to 80% of V _{O(DB)} ; test pattern: 100-MHz clock signal; See Figure 5 and Figure 8 | | 110 | | ps |
| t _f | Fall time | | | 110 | | ps |
| t _{sk(p)} | Pulse skew, t _{PHL} – t _{PLH} ⁽²⁾ | | | | 20 | ps |
| t _{sk(o)} | Output skew ⁽³⁾ | All outputs terminated with 100 Ω | | 25 | 100 | ps |
| t _{sk(pp)} | Part-to-part skew ⁽⁴⁾ | | | | 300 | ps |
| t _{zd} | Switching time, hi-Z to disable | Assumes 50 Ω to V _{cm} and 150-pF load on each output | | | 20 | ns |
| t _{ze} | Switching time, hi-Z to enable | Assumes 50 Ω to V _{cm} and 150-pF load on each output | | | 10 | ns |
| R _J | Device random jitter, rms | See Figure 8 for test circuit. BERT setting 10 ^{–15} Alternating 10-pattern. | | 0.8 | 2 | ps-rms |

(1) All typical values are at 25°C and with 3.3-V supply unless otherwise noted.

(2) t_{sk(p)} is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device.(3) t_{sk(o)} is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any two outputs of a single device.(4) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

SWITCHING CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|-----------|--|--|---------------------------------|--|-----|--------------------|-----|------|
| DJ | Intrinsic deterministic device jitter ⁽⁵⁾⁽⁶⁾ , peak-to-peak | 0-dB preemphasis (Pxx = 0); See Figure 8 for the test circuit. | PRBS 2 ⁷ – 1 pattern | 2.5 Gbps | | | 30 | ps |
| | Absolute deterministic output jitter ⁽⁷⁾ , peak-to-peak | 0-dB preemphasis (Pxx = 0); See Figure 8 for the test circuit. | PRBS 2 ⁷ – 1 pattern | 1.25 Gbps Over 20-inch (50,8-cm) FR4 trace | | 7 | | ps |

- (5) Intrinsic deterministic device jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation $(DJ_{(OUT)} - DJ_{(IN)})$, where $DJ_{(OUT)}$ is the total peak-to-peak deterministic jitter measured at the output of the device in PSPP. $DJ_{(IN)}$ is the peak-to-peak deterministic jitter of the pattern generator driving the device.
- (6) The SN65LVCP202 built-in passive input equalizer compensates for ISI. For a 20-inch (50,8-cm) FR4 transmission line with 8-mil (0,2-mm) trace width, the SN65LVCP202 typically reduces jitter by 60 ps from the device input to the device output.
- (7) Absolute deterministic output jitter reflects the deterministic jitter measured at the SN65LVCP202 output. The value is a real value measured with a bit-error tester as described in Figure 8. The absolute DJ reflects the sum of all deterministic jitter components accumulated over the link: $DJ_{(absolute)} = DJ_{(signal\ generator)} + DJ_{(transmission\ line)} + DJ_{[intrinsic(SN65LVCP202)]}$.

Table 2. Preemphasis Controls Settings

| Px2 ⁽¹⁾ | Px1 ⁽¹⁾ | OUTPUT PREEMPHASIS LEVEL IN dB | OUTPUT LEVEL IN mV _{PP} | | TYPICAL FR4 TRACE LENGTH |
|--------------------|--------------------|--------------------------------|----------------------------------|---------------|--------------------------|
| | | | DE-EMPHASIZED | PREEMPHASIZED | |
| 0 | 0 | 0 dB | 1200 | 1200 | 10 inches (25,4 cm) |
| 0 | 1 | 3 dB | 850 | 1200 | 20 inches (50,8 cm) |
| 1 | 0 | 6 dB | 600 | 1200 | 30 inches (76,2 cm) |
| 1 | 1 | 9 dB | 425 | 1200 | 40 inches (101,6 cm) |

(1) x = 1 or 2

Table 2. Receive Equalization Settings

| EQ | Equalization | Typical Line Trace |
|----|--------------|-----------------------------|
| 1 | 5 dB | 25 inches (63,5 cm) of FR4 |
| 0 | 12 dB | 43 inches (109,2 cm) of FR4 |

PARAMETER MEASUREMENT INFORMATION




Figure 3. Preemphasis and Output Voltage Waveforms and Definitions




Figure 4. t_{PRE} Preemphasis Duration Measurement




Figure 5. Driver Output Transition Time

PARAMETER MEASUREMENT INFORMATION (continued)





Figure 6. Propagation Delay Input to Output



- A. All input pulses are supplied by an Agilent 81250 Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software.

Figure 7. Driver Jitter Measurement Waveforms





Figure 8. AC Test Circuit — Jitter and Output Rise Time Test Circuit

The SN65LVCP202 input equalizer provides 5-dB frequency gain to compensate for the frequency loss of a shorter backplane transmission line. For characterization purposes, a 24-inch (61-cm) FR-4 coupled transmission line is used in place of the backplane trace. The 24-inch (61-cm) trace provides roughly 5 dB of attenuation between 375 MHz and 1.875 GHz, representing closely the characteristics of a short backplane trace. The loss tangent of the FR4 in the test board is 0.018 with an effective $\epsilon(r)$ of 4.1.

TYPICAL DEVICE BEHAVIOR



NOTE: 51-Inch (129,54-cm) input trace, dR = 2.5 Gbps; 2⁷ – 1 PRBS

Figure 9. Data Input and Output Pattern




Figure 10. Preemphasis Signal Shape




Figure 11. Data Output Pattern

TYPICAL CHARACTERISTICS

DETERMINISTIC OUTPUT JITTER vs DATA RATE




Figure 12.

DETERMINISTIC OUTPUT JITTER vs DIFFERENTIAL INPUT AMPLITUDE




Figure 13.

DIFFERENTIAL OUTPUT VOLTAGE vs DATA RATE




Figure 14.

DETERMINISTIC OUTPUT JITTER vs DATA RATE (SUPPLY NOISE IMPACT)




Figure 15.

DETERMINISTIC OUTPUT JITTER vs COMMON-MODE INPUT VOLTAGE




Figure 16.

APPLICATION INFORMATION

EXPLANATION OF EQUALIZATION

Backplane designs differ widely in size, layer stackup, and connector placement. In addition, the performance is impacted by trace architecture (trace width, coupling method) and isolation from adjacent signals. Common to most commercial backplanes is the use of FR4 as board material, with its related high-frequency signal attenuation. Within a backplane, the shortest to longest trace lengths differ substantially – often ranging from 8 inches (20.3 cm) up to 40 inches (101.6 cm). Increased loss is associated with longer signal traces. In addition, the backplane connector often contributes a good amount of signal attenuation. As a result, the signal attenuation for a 300-MHz signal might range from 1 dB to 4 dB while the corresponding attenuation for a 2-GHz signal might span 6 dB to 24 dB. This frequency dependent loss causes distortion jitter on the transmitted signal. Each SN65LVCP202 receiver input incorporates an equalizer and compensates for such frequency loss. The SN65LVCP202 equalizer provides 5 dB or 12 dB of frequency gain between 375 MHz and 1.875 GHz, compensating roughly for 20 inches of FR4 material with 8-mil (0,2-cm) trace width. Distortion jitter improvement is substantial, often providing more than 30-ps jitter reduction. The 5-dB compensation is sufficient for most short backplane traces. For longer trace lengths, it is recommended to enable transmit preemphasis in addition.

SETTING THE PREEMPHASIS LEVEL

The receive equalization compensates for ISI. This reduces jitter and opens the data eye. In order to find the best preemphasis setting for each link, calibration of every link is recommended. Assuming each link consists of a transmitter (with adjustable preemphasis, such as the SN65LVCP202) and the SN65LVCP202 receiver, the following steps are necessary:

1. Set the transmitter and receiver to 0-dB preemphasis; record the data eye on the SN65LVCP202 receiver output.
2. Increase the transmitter preemphasis until the data eye on the SN65LVCP202 receiver output looks the cleanest.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN65LVCP202RGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | LVCP202 | Samples |
| SN65LVCP202RGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | LVCP202 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN65LVCP202RGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| SN65LVCP202RGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65LVCP202RGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| SN65LVCP202RGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |

RGE 24

GENERIC PACKAGE VIEW



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H



4219013/A 05/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4219013/A 05/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4219013/A 05/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View SN65LVCP202RGER on WIN SOURCE](#)

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management