



**THE DATASHEET OF  
UC37132D**



# Smart Power Switch

## FEATURES

- 300mA Continuous Output Current
- Low Side or High Side Switch Configuration
- 8V to 65V Operation
- Overload and Short Circuit Protection
- Power Interruption Protection
- +6V Regulated Voltage
- 2mA Quiescent Current
- Programmable Overcurrent and Power Interruption Protection
- 1% to 30% Programmable Input Comparator Hysteresis (on UC37132)
- Low and High Side Internal High Current Clamps When Driving Inductive Loads

## DESCRIPTION


The UC37131, UC37132 and UC37133 are a family of smart power switches which can drive resistive or inductive loads from the high side or low side.

The UC37132 is available in 14 pin (DIP), 16 pin (SOIC), or 20 pin (CLCC) packages and can accommodate both low side (load to VCC) or high side (load to GND) configurations. The UC37131 and UC37133 are exclusively for a low side or a high side configuration respectively and both are available in an 8 pin package. Both high side and low side configurations provide high current switching with low saturation voltages which can drive resistive or inductive loads.

The input to the switch is driven by a low voltage signal, typically 5V. Additionally, UC37132 features adjustable hysteresis. The output of the device can switch a load between 8V and 65V. Output current capability is 300mA continuous or 700mA peak.


The device also has inherent smart features that allow for programmable turn-on delay in enabling the output following startup. The same capacitor that specifies the turn-on delay is also used to program a VCC power interruption time. If VCC drops below a threshold for a time specified by this capacitor, the output is turned off and a new turn-on delay will be re-triggered. Similarly, if high current persists longer than the response delay, the output driver will operate in a very low duty cycle mode to protect the IC.

## UC37132 BLOCK DIAGRAM




UDG-98026

**UC37131 BLOCK DIAGRAM**



**UC37133 BLOCK DIAGRAM**




### ABSOLUTE MAXIMUM RATINGS

VCC	65V
LS – HS (Clamped by internal circuitry)	78V
CSH, LED	65V
Output Current	
Continuous	400mA
Peak	900mA
Remaining Pin Voltages	–0.3V to 9V
Storage Temperature	–65°C to +150°C
Junction Temperature	–55°C to +150°C
Lead Temperature (Soldering, 10 sec.)	+300°C


Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages.

### CONNECTION DIAGRAMS


**SOIC-16 (Top View)  
(for UCX7132)  
D Package**




**PLCC-20 (Top View)  
(for UCX7132)  
L Packages**




**DIL-8, SOIC-8 (Top View)  
(for UCX7131)  
J, N, or D Packages**



**DIL-14 (Top View)  
(for UCX7132)  
J, or N Packages**



**DIL-8, SOIC-8 (Top View)  
(for UCX7133)  
J, N, or D Packages**



### PRODUCT SELECTION TABLES

PART NUMBER	CONFIGURATIONS	PACKAGE PIN COUNT
UCX7131	Low Side Only	8
UCX7132	Low Side or High Side	14, 16, 20
UCX7133	High Side Only	8

PART NUMBER	TEMPERATURE RANGE	AVAILABLE PACKAGES
UC1713X	–55°C to +125°C	J, L
UC2713X	–40°C to +85°C	D, N
UC3713X	0°C to +70°C	D, N

**ELECTRICAL CHARACTERISTICS** Unless otherwise specified, CDEL = 10nF, VCC = 25V, CSL = GND, CSH = LS; R<sub>CSH</sub> = 0.5Ω (Note 1); I<sub>N</sub>=0V (for OFF condition) and I<sub>N</sub>=5V (for ON condition); T<sub>A</sub> = T<sub>J</sub>.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>Reference</b>					
VREF	25°C	5.8	6	6.2	V
	-55°C to 125°C	5.6	6	6.4	V
Line Regulation	VCC = 8V to 64V		10	35	mV
Load Regulation	0 < IREF < 8mA		10	50	mV
Short Circuit Current	REF = 0V		20	35	mA
<b>Input Comparator</b>					
Turn-On Threshold Voltage		2.7	3	3.3	V
Input Bias Current	V <sub>IN</sub> = 3.5V			5	μA
Hysteresis	RHYST = GND (Internally for X31, X33)	0.775	0.9	1.025	V
	RHYST = 96.67k for (X32)		30		mV
<b>Output: High Side (UCX7133: CSH = LS and CSL = GND Internally; See Fig. 2a)</b>					
Rise Time (Off to On)	R <sub>LOAD</sub> = 250Ω to GND		30	80	V/μs
Fall Time (On to Off)	R <sub>LOAD</sub> = 250Ω to GND		30	80	V/μs
Output Short Circuit	HS = 0.25Ω to GND	500		900	mA
Voltage Clamp	LS-HS	67	72	77	V
Saturation Voltage	25°C, R <sub>LOAD</sub> = 100Ω to GND			1.2	V
	-40°C, R <sub>LOAD</sub> = 100Ω to GND			1.3	V
	-55°C, R <sub>LOAD</sub> = 100Ω to GND			1.4	V
Leakage Current				5	μA
<b>Output: Low Side (UCX7131; CSH = VCC and CSL = HS Internally; See Fig. 2b)</b>					
Rise Time (On to Off)	R <sub>LOAD</sub> = 250Ω to VCC, R <sub>CSL</sub> = 0.5Ω		15	50	V/μs
Fall Time (Off to On)	R <sub>LOAD</sub> = 250Ω to VCC, R <sub>CSL</sub> = 0.5Ω		25	60	V/μs
Output Short Circuit	LS = 0.25Ω to VCC	500	700	900	mA
Voltage Clamp	LS-HS	67	72	77	V
Saturation Voltage	25°C, R <sub>LOAD</sub> = 100Ω to VCC, R <sub>CSL</sub> = 0.5Ω			1.2	V
	-40°C, R <sub>LOAD</sub> = 100Ω to VCC, R <sub>CSL</sub> = 0.5Ω			1.3	V
	-55°C, R <sub>LOAD</sub> = 100Ω to VCC, R <sub>CSL</sub> = 0.5Ω			1.4	V
Leakage Current				5	μA
<b>VCC Fault Section</b>					
Output Turn-On Delay, t <sub>D(ON)</sub>	Step VCC from 0V to 8V (See Fig. 3a)	9.5	11	13.5	ms
Output Turn-Off Delay, t <sub>D(OFF)</sub>	Pulse VCC from 25V to VCC Turn-Off Threshold	300	500	700	μs
VCC Turn-Off Threshold	Pulse VCC Low	6.5	7	7.5	V
<b>CDEL Section</b>					
V <sub>CDEL_MAX</sub>			5.8		V
V <sub>FAULT_H</sub>			4.9		V
V <sub>FAULT_L</sub>			1.0		V
<b>Overcurrent Fault Section (See Fig. 3c)</b>					
Short Circuit Turn-Off Delay, t <sub>SC</sub>	Step I <sub>LOAD</sub> : 0mA to 400mA		75		μs
Short Circuit Recovery Time, t <sub>ROFF</sub>	I <sub>LOAD</sub> = 400mA, 100μs		10		ms
High Side Current Threshold, I <sub>TH-H</sub>	R <sub>CSH</sub> = 0.5Ω	250	325	400	mA
Low Side Current Threshold, I <sub>TH-L</sub>	R <sub>CSL</sub> = 0.5Ω	250	325	400	mA
Overcurrent Duty Cycle	R <sub>LOAD</sub> = 0.25Ω to GND	0.6	0.8	1.0	%

**ELECTRICAL CHARACTERISTICS** Unless otherwise specified, CDEL = 10nF, VCC = 25V, CSL = GND, CSH = LS; R<sub>CSH</sub> = 0.5Ω (Note 1); I<sub>N</sub>=0V (for OFF condition) and I<sub>N</sub>=5V (for ON condition); T<sub>A</sub> = T<sub>J</sub>.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>LED Output</b>					
I <sub>SINK</sub> , t <sub>DOFF</sub> , t <sub>ROFF</sub>	V <sub>LED</sub> = 7V	5.0	8.0	11.0	mA
I <sub>LEAKAGE</sub>			1	5	μA
<b>Overall</b>					
Delay to Output			3	6	μs
I <sub>CC</sub>	Output Off		2.0	2.8	mA
	I <sub>L</sub> = 1mA, 250mA (High Side)		2.3	3	mA
	I <sub>L</sub> = 1mA, 250mA (Low Side)		2.5	4	mA

Note 1: All test conditions are for a high side configuration as in Fig. 2a, unless otherwise specified.

## PIN DESCRIPTIONS

**CDEL:** A capacitor connected to this pin is used to program both VCC pulse interruption time and power turn-on delay. The capacitor discharge time corresponds to VCC interruption and the charge time to VCC turn-on delay. The ratio between turn-on delay and turn-off delay will be fixed based on internal charge and discharge currents and voltage thresholds.

The same fault circuitry and capacitor is used for short circuit and overload protection. If an overcurrent or short circuit is detected, the capacitor starts charging and turns off the output if the condition persists at the end of its charge time. The output will then operate in a low-duty cycle mode to protect the IC. After short circuit recovery, the output will be reactivated in order to check if the short circuit was removed. If the overcurrent persists the chip will continue in this pulsing mode.

**CSH:** (For UC37132 and UC37133) This high side current sense pin is used to program the current limit for high side applications by connecting a resistor between VCC and CSH. An over load current is detected when the voltage drop between VCC and CSH exceeds 150mV. For the UC37132, in a high side application, the CSH pin must be tied to the LS pin; in a low side application, the CSH pin must be tied to VCC

**CSL:** (For UC37131 and UC37132) This low side current sense pin is used to program the current limit for low side applications by connecting a resistor between CSL and GND. An over load current is detected when the voltage drop between CSL and GND exceeds 150mV. For the UC37132, in a high side application, the CSL pin must be tied to GND; in a low side application, the CSL pin must be tied to the HS pin.

**GND:** The reference point for the internal reference, all thresholds, and the return for the remainder of the device.

**HS:** (For UC37132 and UC37133) The output of the switching transistor in the high side configuration. The emitter of the output transistor is the HS pin which is connected to the load. For the UC37132, the HS pin must be tied to the CSL pin in a low side application.

**HYST:** (For UC37132) The pin used to program the input comparator hysteresis by connecting a resistor to ground. The hysteresis defaults to 30% with HYST grounded (internally for UC37131 and UC37133).

$$V_{HYST} = \frac{3000}{(3330 + R_{HYST})}$$

**IN:** The input to the comparator that detects when the output transistor should be turned on. The input threshold is 3.0V (1/2 VREF) and the input voltage range is 0V to VREF.

**LED:** Open collector output intended to drive an LED. This pin is driven low whenever the output is turned off and is externally pulled high when the output is turned on (see Fig. 3b and 3c).

**LS:** (For UC37131 and UC37132) The output of the switching transistor in the low side configuration. The collector of the output transistor is the LS pin which is connected to the load. For the UC37132, the LS pin must be tied to the CSH pin in a high side application.

**VREF:** The 6V regulated reference capable of supplying up to 8mA. The recommended decoupling capacitor is 1nF.

**VCC:** The supply voltage for the chip. Decouple this pin with a good quality ceramic capacitor to ground.

## DESCRIPTION OF OPERATION

### Reference

The UC37131/2/3 family of devices features a 6V bandgap reference that is used to bias on-chip logic. Although the 6V reference is not trimmed, this bandgap reference provides less than 200ppm/°C. It is also used to generate the on-chip 3V input comparator threshold and is needed for the programmable hysteresis. The on-chip reference has 8mA maximum current sourcing capacity that is designed to power up external circuitry.

### Input Comparator

The input comparator is a high gain comparator with hysteresis that fully switches with either a small signal (30mV, minimum for 1% hysteresis) or a logic signal (0 to 6V max). Only a 5mV overdrive of the 3V threshold is needed to switch the driver.

The hysteresis is set to 30% on the UC37131 and UC37133. (This is 30% of 3V equating to 0.9V of hysteresis.) On the UC37132 it is programmable from 1% to 30%.

### Fault Logic

The output of the comparator is logic ANDed with the output of the fault logic. If a fault, either a power interrupt or an overcurrent condition, persists longer than it takes for the CDEL to discharge from its  $V_{CDEL\_MAX}$  level of 5.8V to its  $V_{FAULT\_L}$  of 1.3V, the fault protection block will output a logic 0 to the NAND gate and turn off the output driver. If the fault goes away prior to CDEL being discharged to 1.3V, the chip will resume normal operation without going through a turn-on delay.

The power interrupt normal operation consists of the chip turning the driver immediately back on if the interrupt goes away prior to CDEL reaching its lower threshold as described above. The CDEL capacitor is chosen based upon the maximum power interrupt time ( $t_{INT}$ ) allowed without the output experiencing a turn-on delay. This interrupt time must be less than  $t_{D(OFF)}$  where  $t_{D(OFF)}$  is equal to the time it takes the CDEL capacitor to discharge from  $V_{CDEL\_MAX}$  (5.8V) to  $V_{FAULT\_L}$  (1.3V) with a discharge current of approximately 94 $\mu$ A. If the power stays off only as long as  $t_{D(OFF)}$ , the minimum power up delay will be equal to the time it takes to charge CDEL from  $V_{FAULT\_L}$  (1.3V) to  $V_{FAULT\_H}$  (4.9V) with a charge

current of approximately 4 $\mu$ A. If the power stays off longer than this time, then a power up delay will be initialized once power is resumed. This delay is the time it takes for CDEL to charge from 0V to  $V_{FAULT\_H}$  of 4.9V.

The overcurrent fault normal operation consists of the chip staying off until CDEL fully recharges to  $V_{FAULT\_H}$  of 4.9V. This is  $t_{R(OFF)}$ . Once CDEL reaches 4.9V, the driver will turn back on. If the overcurrent fault is still present, the chip will operate in a very low duty cycle (approximately 0.7%) based on the discharge (driver on) and charge time (driver off) of the CDEL capacitor. This overcurrent timing makes the chip act "smart" by allowing very high currents needed to drive large capacitive loads without setting off an overcurrent fault.

The overcurrent and current limit thresholds are programmed with the resistor  $R_{CSH}$  from CSH to VCC (high side) or  $R_{CSL}$  from CSL to GND (low side). For example, a 150mV ( $I_{LOAD} \cdot R_{CSH}$ ) threshold will set the high side overcurrent fault threshold. An overall short circuit protection threshold is set at 300mV. Therefore, the recommended  $R_{CSH}$  of 0.5 $\Omega$  will result in the 600mA short circuit. By changing the  $R_{CSH}$  value the user can optimally set the overcurrent and short circuit current limits.

### Output Driver

Once the turn-on signal is gated through from the input comparator, the output transistor is turned on. The output drive transistor is a composite PNP, NPN structure. This is a specially designed structure that keeps all the drive current needed for the load to be sourced through the LS pin. This keeps the overall power dissipation to less than 4mA independent of the load.

The output driver also has a 72V zener diode wired between its base and collector. This allows the output to swing and clamp to 72V above ground when discharging an inductive load in a low side application. The inductive zener clamp can discharge the 250mA to 400mA full load current. This consequently allows the LS pin to safely swing above VCC. Similarly, the 72V zener diode will allow the HS pin to safely swing and clamp 72V below LS/VCC when discharging an inductive load in a high side application. This 72V zener diode simplifies the user application by eliminating the need for external clamp diodes.





APPLICATION INFORMATION (cont.)




Figure 3b. Power interrupt fault operation, high side configuration,  $V_{IN} = 5VDC$ .




Figure 3c. Overcurrent fault operation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC27131D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC27131	<a href="#">Samples</a>
UC27131DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC27131	<a href="#">Samples</a>
UC27133D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC27133	<a href="#">Samples</a>
UC27133DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC27133	<a href="#">Samples</a>
UC37133D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC37133	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View UC37132D on WIN SOURCE](#)

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management