



**THE DATASHEET OF  
TPS61029DRCRG4**



## TPS6102x 96% Efficient Synchronous Boost Converter

### 1 Features

- 96% Efficient Synchronous Boost Converter
- Output Voltage Remains Regulated When Input Voltage Exceeds Nominal Output Voltage
- Device Quiescent Current: 25  $\mu$ A (Typ)
- Input Voltage Range: 0.9 V to 6.5 V
- Fixed and Adjustable Output Voltage Options Up to 5.5 V
- Power Save Mode for Improved Efficiency at Low Output Power
- Low Battery Comparator
- Low EMI-Converter (Integrated Anti-ringing Switch)
- Load Disconnect During Shutdown
- Overtemperature Protection
- Small 3-mm x 3-mm VSON-10 Package

### 2 Applications

- All One-Cell, Two-Cell, and Three-Cell Alkaline, NiCd or NiMH, or One-Cell Li-Ion or Li-Polymer Battery-Powered Products
- Portable Audio Players
- PDAs
- Cellular Phones
- Personal Medical Products
- Camera White LED Flash Lights

### 3 Description

The TPS6102x family of devices provide a power supply solution for products powered by either a one-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or one-cell Li-Ion or Li-polymer battery. Output currents can go as high as 200 mA while using a single-cell alkaline battery, and discharge it down to 0.9 V. The device can also be used for generating 5 V at 500 mA from a 3.3-V rail or a Li-Ion battery. The boost converter is based on a fixed-frequency, pulse width modulation (PWM) controller using a synchronous rectifier to obtain maximum efficiency. At low load currents the converter enters the power save mode to maintain a high efficiency over a wide-load current range. The Power Save mode can be disabled, forcing the converter to operate at a fixed switching frequency. The maximum peak current in the boost switch is limited to a value of 800 mA, 1500 mA, or 1800 mA depending on the version of the device.


The TPS6102x devices keep the output voltage regulated even when the input voltage exceeds the nominal output voltage. The output voltage can be programmed by an external resistor divider, or is fixed internally on the chip. The converter can be disabled to minimize battery drain. During shutdown, the load is completely disconnected from the battery. A low-EMI mode is implemented to reduce ringing and, in effect, lower radiated electromagnetic energy when the converter enters the discontinuous conduction mode. The device is packaged in a 10-pin VSON PowerPAD™ package measuring 3 mm x 3 mm (DRC).

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS6102x	VSON (10)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### 4 Typical Schematic



## Table of Contents

<b>1</b>	<b>Features</b> .....	<b>1</b>	10.4	Device Functional Modes.....	<b>12</b>
<b>2</b>	<b>Applications</b> .....	<b>1</b>	10.5	Programming.....	<b>12</b>
<b>3</b>	<b>Description</b> .....	<b>1</b>	<b>11</b>	<b>Application and Implementation</b> .....	<b>14</b>
<b>4</b>	<b>Typical Schematic</b> .....	<b>1</b>	11.1	Application Information.....	<b>14</b>
<b>5</b>	<b>Revision History</b> .....	<b>2</b>	11.2	Typical Application .....	<b>14</b>
<b>6</b>	<b>Device Comparison Table</b> .....	<b>3</b>	11.3	System Examples .....	<b>18</b>
<b>7</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>12</b>	<b>Power Supply Recommendations</b> .....	<b>20</b>
<b>8</b>	<b>Specifications</b> .....	<b>4</b>	<b>13</b>	<b>Layout</b> .....	<b>20</b>
8.1	Absolute Maximum Ratings .....	<b>4</b>	13.1	Layout Guidelines .....	<b>20</b>
8.2	ESD Ratings.....	<b>4</b>	13.2	Layout Example .....	<b>21</b>
8.3	Recommended Operating Conditions.....	<b>4</b>	13.3	Thermal Considerations .....	<b>21</b>
8.4	Thermal Information .....	<b>4</b>	<b>14</b>	<b>Device and Documentation Support</b> .....	<b>22</b>
8.5	Electrical Characteristics.....	<b>5</b>	14.1	Device Support.....	<b>22</b>
8.6	Typical Characteristics.....	<b>6</b>	14.2	Related Links .....	<b>22</b>
<b>9</b>	<b>Parameter Measurement Information</b> .....	<b>8</b>	14.3	Trademarks .....	<b>22</b>
<b>10</b>	<b>Detailed Description</b> .....	<b>9</b>	14.4	Electrostatic Discharge Caution.....	<b>22</b>
10.1	Overview .....	<b>9</b>	14.5	Glossary .....	<b>22</b>
10.2	Functional Block Diagram .....	<b>9</b>	<b>15</b>	<b>Mechanical, Packaging, and Orderable Information</b> .....	<b>22</b>
10.3	Feature Description.....	<b>10</b>			

## 5 Revision History

### Changes from Revision F (April 2012) to Revision G

Page

- Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section ..... **1**


## 6 Device Comparison Table

T <sub>A</sub>	OUTPUT VOLTAGE DC-DC <sup>(1)</sup>	NOMINAL SWITCH CURRENT LIMIT	PART NUMBER <sup>(2)</sup>
-40°C to 85°C	Adjustable	1500 mA	TPS61020DRC
	Adjustable	800 mA	TPS61028DRC
	Adjustable	1800 mA	TPS61029DRC
	3.0 V	1500 mA	TPS61024DRC
	3.3 V	1500 mA	TPS61025DRC
	5 V	1800 mA	TPS61026DRC
	5 V	1500 mA	TPS61027DRC

(1) Contact the factory to check availability of other fixed output voltage versions.

(2) The DRC package is available taped and reeled. Add R suffix to device type (for example, TPS61020DRCR) to order quantities of 3000 devices per reel. Add a T suffix to the device type (that is, TPS61020DRCT) to order quantities of 250 devices per reel.

## 7 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	1	I	Enable input. (1/VBAT enabled, 0/GND disabled)
FB	3	I	Voltage feedback of adjustable versions
GND	5		Control / logic ground
LBI	7	I	Low battery comparator input (comparator enabled with EN), may not be left floating, should be connected to GND or VBAT if comparator is not used
LBO	4	O	Low battery comparator output (open drain)
PS	8	I	Enable/disable power save mode (1/VBAT disabled, 0/GND enabled)
SW	9	I	Boost and rectifying switch input
PGND	10		Power ground
VBAT	6	I	Supply voltage
VOUT	2	O	Boost converter output
PowerPAD™	—	—	Must be soldered to achieve appropriate power dissipation. Should be connected to PGND.

## 8 Specifications

### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	Input voltage on SW, VOUT, LBO, VBAT, PS, EN, FB, LBI	-0.3	7	V
T <sub>J</sub>	Operating virtual junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 8.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 8.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage at VBAT, V <sub>I</sub> (TPS61020, TPS61024, TPS61025, TPS61028)	0.9		6.5	V
Supply voltage at VBAT, V <sub>I</sub> (TPS61026, TPS61029)	0.9		5.5	V
Operating virtual junction temperature range, T <sub>J</sub>	-40		125	°C

### 8.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TPS6102x	UNIT	
	SON		
	10 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	47.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	67.5	
R <sub>θJB</sub>	Junction-to-board thermal resistance	21.6	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.7	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	21.8	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.6	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 8.5 Electrical Characteristics

Over recommended junction temperature range and over recommended input voltage range. Typical values are at  $T_J = 25^\circ\text{C}$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DC-DC STAGE</b>						
$V_I$	Minimum input voltage for start-up	$R_L = 120\ \Omega$		0.9	1.2	V
	Input voltage range, after start-up (TPS61020, TPS61024, TPS61025, TPS61027, TPS61028)		0.9		6.5	V
	Input voltage range, after start-up (TPS61026, TPS61029)		0.9		5.5	V
$V_O$	TPS61020, TPS61028 and TPS61029 output voltage range		1.8		5.5	V
$V_{FB}$	TPS61020, TPS61028 and TPS61029 feedback voltage		490	500	510	mV
f	Oscillator frequency		480	600	720	kHz
$I_{SW}$	Switch current limit (TPS61020, TPS61024, TPS61025, TPS61027)	$V_{OUT} = 3.3\ \text{V}$	1200	1500	1800	mA
$I_{SW}$	Switch current limit (TPS61028)	$V_{OUT} = 3.3\ \text{V}$		800		mA
$I_{SW}$	Switch current limit (TPS61026, TPS61029)	$V_{OUT} = 3.3\ \text{V}$	1500	1800	2100	mA
	Start-up current limit			$0.4 \times I_{SW}$		mA
	SWN switch on resistance	$V_{OUT} = 3.3\ \text{V}$		260		m $\Omega$
	SWP switch on resistance	$V_{OUT} = 3.3\ \text{V}$		290		m $\Omega$
	Total accuracy (including line and load regulation)				$\pm 3\%$	
	Line regulation				0.6%	
	Load regulation				0.6%	
Quiescent current	VBAT	$I_O = 0\ \text{mA}$ , $V_{EN} = V_{BAT} = 1.2\ \text{V}$ , $V_{OUT} = 3.3\ \text{V}$ , $T_A = 25^\circ\text{C}$		1	3	$\mu\text{A}$
	VOUT			25	45	$\mu\text{A}$
	Shutdown current	$V_{EN} = 0\ \text{V}$ , $V_{BAT} = 1.2\ \text{V}$ , $T_A = 25^\circ\text{C}$		0.1	1	$\mu\text{A}$
<b>CONTROL STAGE</b>						
$V_{UVLO}$	Under voltage lockout threshold	$V_{LBI}$ voltage decreasing		0.8		V
$V_{IL}$	LBI voltage threshold	$V_{LBI}$ voltage decreasing	490	500	510	mV
	LBI input hysteresis			10		mV
	LBI input current	$EN = V_{BAT}$ or GND		0.01	0.1	$\mu\text{A}$
$V_{OL}$	LBO output low voltage	$V_O = 3.3\ \text{V}$ , $I_{OI} = 100\ \mu\text{A}$		0.04	0.4	V
$V_{Ikg}$	LBO output leakage current	$V_{LBO} = 7\ \text{V}$		0.01	0.1	$\mu\text{A}$
$V_{IL}$	EN, PS input low voltage				$0.2 \times V_{BAT}$	V
$V_{IH}$	EN, PS input high voltage		$0.8 \times V_{BAT}$			V
	EN, PS input current	Clamped on GND or VBAT		0.01	0.1	$\mu\text{A}$
	Overtemperature protection			140		$^\circ\text{C}$
	Overtemperature hysteresis			20		$^\circ\text{C}$

## 8.6 Typical Characteristics

Table 1. Table of Graphs

		FIGURE
Maximum output current	vs Input voltage (TPS61020)	Figure 1
Efficiency	vs Output current (TPS61020)	Figure 2
	vs Output current (TPS61025)	Figure 3
	vs Output current (TPS61027)	Figure 4
	vs Input voltage (TPS61025)	Figure 5
	vs Input voltage (TPS61027)	Figure 6
Output voltage	vs Output current (TPS61025)	Figure 7
	vs Output current (TPS61027)	Figure 8
No load supply current into VBAT	vs Input voltage	Figure 9
No load supply current into VOUT	vs Input voltage	Figure 10




Figure 1. TPS61020 Maximum Output Current vs Input Voltage




Figure 2. TPS61020 Efficiency vs Output Current




Figure 3. TPS61025 Efficiency vs Output Current




Figure 4. TPS61027 Efficiency vs Output Current




Figure 5. TPS61025 Efficiency vs Input Voltage




Figure 6. TPS61027 Efficiency vs Input Voltage




Figure 7. TPS61025 Output Voltage vs Output Current




Figure 8. TPS61027 Output Voltage vs Output Current




Figure 9. No Load Supply Current Into VBAT vs Input Voltage





Figure 10. No Load Supply Current Into VOUT vs Input Voltage

## 9 Parameter Measurement Information




**Figure 11. Parameter Measurement Schematic**

## 10 Detailed Description

### 10.1 Overview

TPS6102x is based on a fixed frequency, pulse-width-modulation (PWM) controller using synchronous rectification to obtain maximum efficiency. Input voltage, output voltage, and voltage drop on the NMOS switch are monitored and forwarded to the regulator. So changes in the operating conditions of the converter directly affect the duty cycle. At low load currents, the converter enters Power Save Mode to ensure high efficiency over a wide load current range. The Power Save mode can be disabled, forcing the converter to operate at a fixed switching frequency.

### 10.2 Functional Block Diagram



## 10.3 Feature Description

### 10.3.1 Controller Circuit

The controller circuit of the device is based on a fixed frequency multiple feed forward controller topology. Input voltage, output voltage, and voltage drop on the NMOS switch are monitored and forwarded to the regulator. So changes in the operating conditions of the converter directly affect the duty cycle and must not take the indirect and slow way through the control loop and the error amplifier. The control loop, determined by the error amplifier, only has to handle small signal errors. The input for it is the feedback voltage on the FB pin or, at fixed output voltage versions, the voltage on the internal resistor divider. It is compared with the internal reference voltage to generate an accurate and stable output voltage.

The peak current of the NMOS switch is also sensed to limit the maximum current flowing through the switch and the inductor. An internal temperature sensor prevents the device from getting overheated in case of excessive power dissipation.

### 10.3.2 Synchronous Rectifier

The device integrates an N-channel and a P-channel MOSFET transistor to realize a synchronous rectifier. Because the commonly used discrete Schottky rectifier is replaced with a low RDS(ON) PMOS switch, the power conversion efficiency reaches 96%. To avoid ground shift due to the high currents in the NMOS switch, two separate ground pins are used. The reference for all control functions is the GND pin. The source of the NMOS switch is connected to PGND. Both grounds must be connected on the PCB at only one point close to the GND pin. A special circuit is applied to disconnect the load from the input during shutdown of the converter. In conventional synchronous rectifier circuits, the backgate diode of the high-side PMOS is forward biased in shutdown and allows current flowing from the battery to the output. This device however uses a special circuit which takes the cathode of the backgate diode of the high-side PMOS and disconnects it from the source when the regulator is not enabled (EN = low).

The benefit of this feature for the system design engineer is that the battery is not depleted during shutdown of the converter. No additional components have to be added to the design to make sure that the battery is disconnected from the output of the converter.

### 10.3.3 Down Regulation

In general, a boost converter only regulates output voltages which are higher than the input voltage. This device operates differently. For example, it is able to regulate 3.0 V at the output with two fresh alkaline cells at the input having a total cell voltage of 3.2 V. Another example is powering white LEDs with a forward voltage of 3.6 V from a fully charged Li-Ion cell with an output voltage of 4.2 V. To control these applications properly, a down conversion mode is implemented.

If the input voltage reaches or exceeds the output voltage, the converter changes to the conversion mode. In this mode, the control circuit changes the behavior of the rectifying PMOS. It sets the voltage drop across the PMOS as high as needed to regulate the output voltage. This means the power losses in the converter increase. This has to be taken into account for thermal consideration. The down conversion mode is automatically turned off as soon as the input voltage falls about 50 mV below the output voltage. For proper operation in down conversion mode the output voltage should not be programmed below 50% of the maximum input voltage which can be applied.

### 10.3.4 Device Enable

The device is put into operation when EN is set high. It is put into a shutdown mode when EN is set to GND. In shutdown mode, the regulator stops switching, all internal control circuitry including the low-battery comparator is switched off, and the load is isolated from the input (as described in the Synchronous Rectifier Section). This also means that the output voltage can drop below the input voltage during shutdown. During start-up of the converter, the duty cycle and the peak current are limited in order to avoid high peak currents drawn from the battery.

## Feature Description (continued)

### 10.3.5 Undervoltage Lockout

An undervoltage lockout function prevents device start-up if the supply voltage on VBAT is lower than approximately 0.8 V. When in operation and the battery is being discharged, the device automatically enters the shutdown mode if the voltage on VBAT drops below approximately 0.8 V. This undervoltage lockout function is implemented in order to prevent the malfunctioning of the converter.

### 10.3.6 Softstart and Short Circuit Protection

When the device enables, the internal startup cycle starts with the first step, the precharge phase. During precharge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited during that phase. The current limit increases with the output voltage. This circuit also limits the output current under short circuit conditions at the output. [Figure 12](#) shows the typical precharge current vs output voltage for specific input voltages:




Figure 12. Precharge and Short Circuit Current

After charging the output capacitor to the input voltage, the device starts switching. If the input voltage is below 1.4 V the device works with a fixed duty cycle of 50% until the output voltage reaches 1.4 V. After that the duty cycle is set depending on the input output voltage ratio. Until the output voltage reaches its nominal value, the boost switch current limit is set to 40% of its nominal value to avoid high peak currents at the battery during startup. As soon as the output voltage is reached, the regulator takes control and the switch current limit is set back to 100%.

### 10.3.7 Low Battery Detector Circuit—LBI/LBO

The low-battery detector circuit is typically used to supervise the battery voltage and to generate an error flag when the battery voltage drops below a user-set threshold voltage. The function is active only when the device is enabled. When the device is disabled, the LBO pin is high-impedance. The switching threshold is 500 mV at LBI. During normal operation, LBO stays at high impedance when the voltage, applied at LBI, is above the threshold. It is active low when the voltage at LBI goes below 500 mV.

The battery voltage, at which the detection circuit switches, can be programmed with a resistive divider connected to the LBI pin. The resistive divider scales down the battery voltage to a voltage level of 500 mV, which is then compared to the LBI threshold voltage. The LBI pin has a built-in hysteresis of 10 mV. See the application section for more details about the programming of the LBI threshold. If the low-battery detection circuit is not used, the LBI pin should be connected to GND (or to VBAT) and the LBO pin can be left unconnected. Do not let the LBI pin float.

## Feature Description (continued)

### 10.3.8 Low-EMI Switch

The device integrates a circuit that removes the ringing that typically appears on the SW node when the converter enters discontinuous current mode. In this case, the current through the inductor ramps to zero and the rectifying PMOS switch is turned off to prevent a reverse current flowing from the output capacitors back to the battery. Due to the remaining energy that is stored in parasitic components of the semiconductor and the inductor, a ringing on the SW pin is induced. The integrated antiringing switch clamps this voltage to V<sub>BAT</sub> and therefore dampens ringing.

## 10.4 Device Functional Modes

### 10.4.1 Undervoltage Lockout

An undervoltage lockout function prevents device start-up if the supply voltage on V<sub>BAT</sub> is lower than approximately 0.8 V. When in operation and the battery is being discharged, the device automatically enters the shutdown mode if the voltage on V<sub>BAT</sub> drops below approximately 0.8 V. This undervoltage lockout function is implemented in order to prevent the malfunctioning of the converter.

### 10.4.2 Power Save Mode

The PS pin can be used to select different operation modes. To enable power save, PS must be set low. Power save mode is used to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage. It ramps up the output voltage with one or several pulses and goes again into power save mode once the output voltage exceeds the set threshold voltage. This power save mode can be disabled by setting the PS to V<sub>BAT</sub>. In down conversion mode, power save mode is always active and the device cannot be forced into fixed frequency operation at light loads.

## 10.5 Programming

### 10.5.1 Programming the Output Voltage

The output voltage of the TPS61020 DC-DC converter can be adjusted with an external resistor divider. The typical value of the voltage at the FB pin is 500 mV. The maximum recommended value for the output voltage is 5.5 V. The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.01 μA, and the voltage across R<sub>4</sub> is typically 500 mV. Based on those two values, the recommended value for R<sub>4</sub> should be lower than 500 kΩ, in order to set the divider current at 1 μA or higher. Because of internal compensation circuitry the value for this resistor should be in the range of 200 kΩ. From that, the value of resistor R<sub>3</sub>, depending on the needed output voltage (V<sub>O</sub>), can be calculated using [Equation 1](#):

$$R_3 = R_4 \times \left( \frac{V_O}{V_{FB}} - 1 \right) = 180\text{k}\Omega \times \left( \frac{V_O}{500\text{mV}} - 1 \right) \quad (1)$$

If as an example, an output voltage of 3.3 V is needed, a 1.0-MΩ resistor should be chosen for R<sub>3</sub>. If for any reason the value for R<sub>4</sub> is chosen significantly lower than 200 kΩ additional capacitance in parallel to R<sub>3</sub> is recommended, in case the device shows unstable regulation of the output voltage. The required capacitance value can be easily calculated using [Equation 2](#):

$$C_{\text{par}R_3} = 20\text{pF} \times \left( \frac{200\text{k}\Omega}{R_4} - 1 \right) \quad (2)$$

### 10.5.2 Programming the LBI/LBO Threshold Voltage

The current through the resistive divider should be about 100 times greater than the current into the LBI pin. The typical current into the LBI pin is 0.01 μA, and the voltage across R<sub>2</sub> is equal to the LBI voltage threshold that is generated on-chip, which has a value of 500 mV. The recommended value for R<sub>2</sub> is therefore in the range of 500 kΩ. From that, the value of resistor R<sub>1</sub>, depending on the desired minimum battery voltage V<sub>BAT</sub>, can be calculated using [Equation 3](#).

$$R_1 = R_2 \times \left( \frac{V_{\text{BAT}}}{V_{\text{LBI-threshold}}} - 1 \right) = 390\text{k}\Omega \times \left( \frac{V_{\text{BAT}}}{500\text{mV}} - 1 \right) \quad (3)$$

## Programming (continued)

The output of the low battery supervisor is a simple open-drain output that goes active low if the dedicated battery voltage drops below the programmed threshold voltage on LBI. The output requires a pull up resistor with a recommended value of 1 M $\Omega$ . If not used, the LBO pin can be left floating or tied to GND.

## 11 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 11.1 Application Information

The devices are designed to operate from an input voltage supply range between 0.9 V ( $V_{in}$  rising UVLO is 1.2 V) and 6.5 V with a maximum switching current limit up to 1.8 A. The devices operate in PWM mode for medium to heavy load conditions and in power save mode at light load currents. In PWM mode the TPS6102x converter operates with the nominal switching frequency of 600 kHz typically. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. The Power Save mode can be disabled when connecting PS pin to logic high, forcing the converter to operate at a fixed switching frequency.

### 11.2 Typical Application

Figure 13 shows a typical application of TPS6102x with 1.2-V to 6.5-V input range and 800-mA output current.




Figure 13. Typical Application Circuit for Adjustable Output Voltage Option

#### 11.2.1 Design Requirements

The TPS6102x DC-DC converters are intended for systems powered by a single up to triple cell Alkaline, NiCd, NiMH battery with a typical terminal voltage between 0.9 V and 6.5 V. They can also be used in systems powered by one-cell Li-Ion or Li-Polymer with a typical voltage between 2.5 V and 4.2 V. Additionally, any other voltage source with a typical output voltage between 0.9 V and 6.5 V can power systems where the TPS6102x is used.

#### 11.2.2 Detailed Design Procedure

##### 11.2.2.1 Inductor Selection

A boost converter normally requires two main passive components for storing energy during the conversion. A boost inductor and a storage capacitor at the output are required. To select the boost inductor, it is recommended to keep the possible peak inductor current below the current limit threshold of the power switch in the chosen configuration. For example, the current limit threshold of the TPS61029 switch is 1800 mA at an output voltage of 5 V. The highest peak current through the inductor and the switch depends on the output load, the input ( $V_{BAT}$ ), and the output voltage ( $V_{OUT}$ ). Estimation of the maximum average inductor current can be done using Equation 4:

$$I_L = I_{OUT} \times \frac{V_{OUT}}{V_{BAT} \times 0.8} \quad (4)$$

## Typical Application (continued)

For example, for an output current of 200 mA at 3.3 V, at least 920 mA of average current flows through the inductor at a minimum input voltage of 0.9 V.

The second parameter for choosing the inductor is the desired current ripple in the inductor. Normally, it is advisable to work with a ripple of less than 20% of the average inductor current. A smaller ripple reduces the magnetic hysteresis losses in the inductor, as well as output voltage ripple and EMI. But in the same way, regulation time at load changes rises. In addition, a larger inductor increases the total system costs. With those parameters, it is possible to calculate the value for the inductor by using [Equation 5](#):

$$L = \frac{V_{\text{BAT}} \times (V_{\text{OUT}} - V_{\text{BAT}})}{\Delta I_L \times f \times V_{\text{OUT}}} \quad (5)$$

Parameter  $f$  is the switching frequency and  $\Delta I_L$  is the ripple current in the inductor, i.e.,  $20\% \times I_L$ . In this example, the desired inductor has the value of 5.5  $\mu\text{H}$ . With this calculated value and the calculated currents, it is possible to choose a suitable inductor. In typical applications a 6.8- $\mu\text{H}$  inductance is recommended. The device has been optimized to operate with inductance values between 2.2  $\mu\text{H}$  and 22  $\mu\text{H}$ . Nevertheless operation with higher inductance values may be possible in some applications. Detailed stability analysis is then recommended. Care has to be taken that load transients and losses in the circuit can lead to higher currents as estimated in [Equation 5](#). Also, the losses in the inductor caused by magnetic hysteresis losses and copper losses are a major parameter for total circuit efficiency.

The following inductor series from different suppliers have been used with the TPS6102x converters:

**Table 2. List of Inductors**

VENDOR	INDUCTOR SERIES
Sumida	CDRH4D28
	CDRH5D28
Würth Elektronik	7447789
	744042
EPCOS	B82462-G4
Cooper Electronics Technologies	SD25
	SD20

### 11.2.2.2 Input Capacitor Selection

At least a 10- $\mu\text{F}$  input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. A ceramic capacitor or a tantalum capacitor with a 100-nF ceramic capacitor in parallel, placed close to the IC, is recommended.

### 11.2.2.3 Output Capacitor Selection

The major parameter necessary to define the output capacitor is the maximum allowed output voltage ripple of the converter. This ripple is determined by two parameters of the capacitor, the capacitance and the ESR. It is possible to calculate the minimum capacitance needed for the defined ripple, supposing that the ESR is zero, by using [Equation 6](#):

$$C_{\text{min}} = \frac{I_{\text{OUT}} \times (V_{\text{OUT}} - V_{\text{BAT}})}{f \times \Delta V \times V_{\text{OUT}}} \quad (6)$$

Parameter  $f$  is the switching frequency and  $\Delta V$  is the maximum allowed ripple.

With a chosen ripple voltage of 10 mV, a minimum capacitance of 24  $\mu\text{F}$  is needed. The total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using [Equation 7](#):

$$\Delta V_{\text{ESR}} = I_{\text{OUT}} \times R_{\text{ESR}} \quad (7)$$

An additional ripple of 16 mV is the result of using a tantalum capacitor with a low ESR of 80 mΩ. The total ripple is the sum of the ripple caused by the capacitance and the ripple caused by the ESR of the capacitor. In this example, the total ripple is 26 mV. Additional ripple is caused by load transients. This means that the output capacitor has to completely supply the load during the charging phase of the inductor. A reasonable value of the output capacitance depends on the speed of the load transients and the load current during the load change. With the calculated minimum value of 24 μF and load transient considerations the recommended output capacitance value is in a 47 to 100 μF range. For economical reasons, this is usually a tantalum capacitor. Therefore, the control loop has been optimized for using output capacitors with an ESR of above 30 mΩ. Additionally, a ceramic output capacitor of 2.2 μF must be added in parallel with the tantalum output capacitor.

The device is not designed to operate with ceramic capacitors only, unless a discrete resistor is added in series with them to replicate the required ESR. Large amounts of low ESR capacitance on the output causes instability.

### 11.2.3 Application Curves




Figure 14. TPS61025 Output Voltage in Continuous Mode




Figure 15. TPS61027 Output Voltage in Continuous Mode




Figure 16. TPS61025 Output Voltage in Power Save Mode




Figure 17. TPS61027 Output Voltage in Power Save Mode




Figure 18. TPS61025 Load Transient Response




Figure 19. TPS61027 Load Transient Response




Figure 20. TPS61025 Line Transient Response




Figure 21. TPS61027 Line Transient Response




Figure 22. TPS61025 Start-Up After Enable





Figure 23. TPS61027 Start-Up After Enable

### 11.3 System Examples



**List of Components:**


U1 = TPS61027DRC

L1 = EPCOS B82462-G4682

C1, C2 = X7R,X5R Ceramic

C3 = Low ESR Tantalum

**Figure 24. Power Supply Solution for Maximum Output Power Operating From a Single Alkaline Cell**



**List of Components:**

U1 = TPS61027DRC

L1 = EPCOS B82462-G4682

C1, C2 = X7R,X5R Ceramic

C3 = Low ESR Tantalum

**Figure 25. Power Supply Solution for Maximum Output Power Operating From a Dual/Triple Alkaline Cell or Single Li-Ion Cell**

System Examples (continued)




Figure 26. Power Supply Solution With Auxiliary Positive Output Voltage




Figure 27. Power Supply Solution With Auxiliary Negative Output Voltage

## 12 Power Supply Recommendations

This input supply should be well regulated with the rating of TPS6102x. If the input supply is located more than a few inches from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47  $\mu$ F is a typical choice.

## 13 Layout

### 13.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC. The most critical current path for all boost converters is from the switching FET, through the synchronous FET, then the output capacitors, and back to ground of the switching FET. Therefore, both output capacitors and their traces should be placed on the same board layer as close as possible between the IC's VOUT and PGND pin. Especially at output voltages above 4.5 V, adding an RC snubber from the SW pin to PGND pin may assist in further reducing the parasitic inductance impact of this critical current path. Refer to the application report ([SLVA255](#)) for details of implementing a snubber. In addition, the input capacitor should be placed as close as possible between the IC's VBAT and PGND pin. Placing the inductor close to the SW pin with a wide but short trace helps to improve efficiency and minimize EMI. To lay out the control ground, it is recommended to use short traces as well, separated from the power ground traces. This avoids ground shift problems that can occur due to superimposition of power ground current and control ground current. The recommended layout is shown in [Layout Example](#).

## 13.2 Layout Example




Figure 28. PCB Layout Recommendation

## 13.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

The maximum recommended junction temperature ( $T_J$ ) of the TPS6102x devices is 125°C. The thermal resistance of the 10-pin VSON 3 × 3 package (DRC) is  $R_{\theta JA} = 47.2^\circ\text{C}/\text{W}$ , if the PowerPAD is soldered. Specified regulator operation is assured to a maximum ambient temperature  $T_A$  of 85°C. Therefore, the maximum power dissipation is about 847 mW. More power can be dissipated if the maximum ambient temperature of the application is lower.

$$P_{D(\text{MAX})} = \frac{T_{J(\text{MAX})} - T_A}{R_{\theta JA}} = \frac{125^\circ\text{C} - 85^\circ\text{C}}{47.2^\circ\text{C}/\text{W}} = 847 \text{ mW} \quad (8)$$

## 14 Device and Documentation Support

### 14.1 Device Support

#### 14.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 14.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 3. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS61020	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS61024	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS61025	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS61026	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS61027	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS61028	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS61029	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 14.3 Trademarks

PowerPAD is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 14.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 14.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61020DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BDR	<a href="#">Samples</a>
TPS61020DRCRG4	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BDR	<a href="#">Samples</a>
TPS61024DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BDS	<a href="#">Samples</a>
TPS61025DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BDT	<a href="#">Samples</a>
TPS61026DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRD	<a href="#">Samples</a>
TPS61026DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRD	<a href="#">Samples</a>
TPS61026DRCTG4	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRD	<a href="#">Samples</a>
TPS61027DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BDU	<a href="#">Samples</a>
TPS61027DRCRSY	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BDU	<a href="#">Samples</a>
TPS61028DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BNE	<a href="#">Samples</a>
TPS61029DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRF	<a href="#">Samples</a>
TPS61029DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRF	<a href="#">Samples</a>
TPS61029DRCTG4	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRF	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS61029 :**

- Automotive: [TPS61029-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61020DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61020DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61024DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61025DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61025DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61026DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61026DRCT	VSON	DRC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS61027DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61028DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61029DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61029DRCT	VSON	DRC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61020DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
TPS61020DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61024DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61025DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
TPS61025DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61026DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
TPS61026DRCT	VSON	DRC	10	250	205.0	200.0	33.0
TPS61027DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
TPS61028DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
TPS61029DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
TPS61029DRCT	VSON	DRC	10	250	205.0	200.0	33.0

## GENERIC PACKAGE VIEW

DRC 10

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4204102-3/M




# EXAMPLE BOARD LAYOUT


DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View TPS61029DRCRG4 on WIN SOURCE](#)

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management