



THE DATASHEET OF TLC5917IDR



TLC591x 8-Channel Constant-Current LED Sink Drivers

1 Features

- Eight Constant-Current Output Channels
- Output Current Adjusted Through Single External Resistor
- Constant Output Current Range: 3-mA to 120-mA per Channel
- Constant Output Current Invariant to Load Voltage Change
- Open Load, Short Load and Overtemperature Detection
- 256-Step Programmable Global Current Gain
- Excellent Output Current Accuracy:
 - Between Channels: $< \pm 3\%$ (Maximum)
 - Between ICs: $< \pm 6\%$ (Maximum)
- Fast Response of Output Current
- 30-MHz Clock Frequency
- Schmitt-Trigger Input
- 3.3-V or 5-V Supply Voltage
- Maximum LED Voltage 20-V
- Thermal Shutdown for Overtemperature Protection

2 Applications

- General LED Lighting Applications
- LED Display Systems
- LED Signage
- Automotive LED Lighting
- White Goods
- Gaming Machines/Entertainment

3 Description

The TLC591x Constant-Current LED Sink Drivers are designed to work alone or cascaded. Since each output is independently controlled, they can be programmed to be on or off by the user. The high LED voltage (VLED) allows for the use of a single LED per output or multiple LEDs on a single string. With independently controlled outputs supplied with constant current, the LEDs can be combined in parallel to create higher currents on a single string. The constant sink current for all channels is set through a single external resistor. This allows different LED drivers in the same application to sink various currents which provides optional implementation of multi-color LEDs. An additional advantage of the independent outputs is the ability to leave unused channels floating. The flexibility of the TLC591x LED drivers is ideal for applications such as (but not limited to): 7-segment displays, scrolling single color displays, gaming machines, white goods, video billboards and video panels.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLC5916	SOIC (16)	9.90 mm × 3.91 mm
	PDIP (16)	19.30 mm × 6.35 mm
	TSSOP (16)	5.00 mm × 4.40 mm
TLC5917	SOIC (16)	9.90 mm × 3.91 mm
	PDIP (16)	19.30 mm × 6.35 mm
	TSSOP (16)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Single Implementation of TLC5916 / TLC5917 Device




Table of Contents

1 Features	1	9 Detailed Description	13
2 Applications	1	9.1 Overview	13
3 Description	1	9.2 Functional Block Diagram	14
4 Revision History	2	9.3 Feature Description	14
5 Device Comparison Table	3	9.4 Device Functional Modes	16
6 Pin Configuration and Functions	3	10 Application and Implementation	21
7 Specifications	4	10.1 Application Information	21
7.1 Absolute Maximum Ratings	4	10.2 Typical Application	24
7.2 ESD Ratings	4	11 Power Supply Recommendations	27
7.3 Recommended Operating Conditions	4	12 Layout	27
7.4 Thermal Information	4	12.1 Layout Guidelines	27
7.5 Electrical Characteristics: $V_{DD} = 3\text{ V}$	5	12.2 Layout Example	27
7.6 Electrical Characteristics: $V_{DD} = 5.5\text{ V}$	6	13 Device and Documentation Support	29
7.7 Switching Characteristics: $V_{DD} = 3\text{ V}$	7	13.1 Related Links	29
7.8 Switching Characteristics: $V_{DD} = 5.5\text{ V}$	8	13.2 Trademarks	29
7.9 Timing Requirements	9	13.3 Electrostatic Discharge Caution	29
7.10 Typical Characteristics	9	13.4 Glossary	29
8 Parameter Measurement Information	10	14 Mechanical, Packaging, and Orderable Information	29

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (February 2011) to Revision D

	Page
• Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1

Changes from Revision B (February 2011) to Revision C

	Page
• Replaced the Power Dissipation and Thermal Impedance table with the Thermal Information tables	4

Changes from Revision A (November 2010) to Revision B


	Page
• Added Maximum LED Voltage 20-V to Features.	1
• Added Abstract section	1
• Changed resistor value in Single Implementation diagram from 840 Ω to 720 Ω	13
• Changed Default Relationship Curve to reflect correct data.	21
• Changed resistor value in Cascading Implementation diagram from 840 Ω to 720 Ω	22
• Changed resistor value in Single Implementation diagram from 840 Ω to 720 Ω	24

5 Device Comparison Table

DEVICE ⁽¹⁾	OVERTEMPERATURE DETECTION	OPEN-LOAD DETECTION	SHORT TO GND DETECTION	SHORT TO V _{LED} DETECTION
TLC5916	X	X	X	—
TLC5917	X	X	X	X

(1) The device has one single error register for all these conditions (one error bit per channel).

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
CLK	3	I	Clock input for data shift on rising edge
GND	1	—	Ground for control logic and current sink
LE(ED1)	4	I	Data strobe input Serial data is transferred to the respective latch when LE(ED1) is high. The data is latched when LE(ED1) goes low. Also, a control signal input for an Error Detection Mode and Current Adjust Mode (see Timing Diagram). LE(ED1) has an internal pulldown.
$\overline{OE}(ED2)$	13	I	Output enable. When $\overline{OE}(ED2)$ is active (low), the output drivers are enabled; when $\overline{OE}(ED2)$ is high, all output drivers are turned OFF (blanked). Also, a control signal input for an Error Detection Mode and Current Adjust Mode (see Figure 11). $\overline{OE}(ED2)$ has an internal pullup.
$\overline{OUT0}$ to $\overline{OUT7}$	5 to 12	O	Constant-current outputs
R-EXT	15	I	External Resistor - Connect an external resistor to ground to set the current for all outputs
SDI	2	I	Serial-data input to the Shift register
SDO	14	O	Serial-data output to the following SDI of next driver IC or to the microcontroller
VDD	16	I	Supply voltage

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Supply voltage	0	7	V
V _I	Input voltage	–0.4	V _{DD} + 0.4	V
V _O	Output voltage	–0.5	20	V
f _{clk}	Clock frequency		25	MHz
I _{OUT}	Output current		120	mA
I _{GND}	GND terminal current		960	mA
T _A	Operating free-air temperature	–40	125	°C
T _J	Operating junction temperature	–40	150	°C
T _{stg}	Storage temperature	–55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{DD}	Supply voltage		3	5.5	V
V _O	Supply voltage to output pins	OUT0–OUT7		20	V
I _O	Output current	DC test circuit	V _O ≥ 0.6 V	3	mA
			V _O ≥ 1 V	120	
I _{OH}	High-level output current source	SDO shorted to GND	–1		mA
I _{OL}	Low-level output current sink	SDO shorted to V _{CC}	1		mA
V _{IH}	High-level input voltage	CLK, $\overline{OE}$ (ED2), LE(ED1), and SDI	0.7 × V _{DD}	V _{DD}	V
V _{IL}	Low-level input voltage	CLK, $\overline{OE}$ (ED2), LE(ED1), and SDI	0	0.3 × V _{DD}	V

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLC5916			TLC5917			UNIT
		16 PINS			16 PINS			
		D	N	PW	D	N	PW	
R _{θJA}	Junction-to-ambient thermal resistance	87.4	51.8	113.9	87.4	51.8	114.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	48.1	39.1	35.2	48.1	39.1	35.9	
R _{θJB}	Junction-to-board thermal resistance	44.4	31.8	59.2	44.4	31.8	59.8	
ψ _{JT}	Junction-to-top characterization parameter	12.5	23.9	1.3	12.5	23.9	1.3	
ψ _{JB}	Junction-to-board characterization parameter	44.2	31.7	58.5	44.2	31.7	59.2	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	—	—	—	—	—	—	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics: $V_{DD} = 3\text{ V}$

 $V_{DD} = 3\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{DD}	Input voltage		3		5.5	V
V_O	Supply voltage to the output pins				20	V
I_O	Output current	$V_O \geq 0.6\text{ V}$	3			mA
		$V_O \geq 1\text{ V}$			120	
I_{OH}	High-level output current, source		–1			mA
I_{OL}	Low-level output current, sink		1			mA
V_{IH}	High-level input voltage		$0.7 \times V_{DD}$		V_{DD}	V
V_{IL}	Low-level input voltage		GND		$0.3 \times V_{DD}$	V
I_{leak}	Output leakage current	$V_{OH} = 17\text{ V}$	$T_J = 25^\circ\text{C}$		0.5	μA
			$T_J = 125^\circ\text{C}$		2	
V_{OH}	High-level output voltage	SDO, $I_{OL} = -1\text{ mA}$	$V_{DD} - 0.4$			V
V_{OL}	Low-level output voltage	SDO, $I_{OH} = 1\text{ mA}$			0.4	V
$I_{O(1)}$	Output current 1	$V_{OUT} = 0.6\text{ V}$, $R_{ext} = 720\ \Omega$, CG = 0.992	26			mA
	Output current error, die-die	$I_{OL} = 26\text{ mA}$, $V_O = 0.6\text{ V}$, $R_{ext} = 720\ \Omega$, $T_J = 25^\circ\text{C}$	$\pm 3\%$		$\pm 6\%$	
	Output current skew, channel-to-channel	$I_{OL} = 26\text{ mA}$, $V_O = 0.6\text{ V}$, $R_{ext} = 720\ \Omega$, $T_J = 25^\circ\text{C}$	$\pm 1.5\%$		$\pm 3\%$	
$I_{O(2)}$	Output current 2	$V_O = 0.8\text{ V}$, $R_{ext} = 360\ \Omega$, CG = 0.992	52			mA
	Output current error, die-die	$I_{OL} = 52\text{ mA}$, $V_O = 0.8\text{ V}$, $R_{ext} = 360\ \Omega$, $T_J = 25^\circ\text{C}$	$\pm 2\%$		$\pm 6\%$	
	Output current skew, channel-to-channel	$I_{OL} = 52\text{ mA}$, $V_O = 0.8\text{ V}$, $R_{ext} = 360\ \Omega$, $T_J = 25^\circ\text{C}$	$\pm 1.5\%$		$\pm 3\%$	
$I_{OUT\text{ vs }V_{OUT}}$	Output current vs output voltage regulation	$V_O = 1\text{ V}$ to 3 V , $I_O = 26\text{ mA}$	± 0.1			% / V
		$V_{DD} = 3.0\text{ V}$ to 5.5 V , $I_O = 26\text{ mA}/120\text{ mA}$	± 1			
	Pullup resistance	$\overline{OE}(ED2)$	500			k Ω
	Pulldown resistance	LE(ED1)	500			k Ω
T_{sd}	Overtemperature shutdown ⁽²⁾		150	175	200	$^\circ\text{C}$
T_{hys}	Restart temperature hysteresis ⁽²⁾		15			$^\circ\text{C}$
$I_{OUT,Th}$	Threshold current for open error detection	$I_{OUT,target} = 3\text{ mA}$ to 120 mA	$0.5 \times I_{target}\%$			
$V_{OUT,TTh}$	Trigger threshold voltage for short-error detection (TLC5917 only)	$I_{OUT,target} = 3\text{ mA}$ to 120 mA	2.5	2.7	3.1	V
$V_{OUT,RTh}$	Return threshold voltage for short-error detection (TLC5917 only)	$I_{OUT,target} = 3\text{ mA}$ to 120 mA	2.2			V
I_{DD}	Supply current	$R_{ext} = \text{Open}$	5		10	mA
		$R_{ext} = 720\ \Omega$	8		14	
		$R_{ext} = 360\ \Omega$	11		18	
		$R_{ext} = 180\ \Omega$	16		22	

- (1) Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.
- (2) Specified by design.

7.6 Electrical Characteristics: $V_{DD} = 5.5\text{ V}$

 $V_{DD} = 5.5\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{DD}	Input voltage		3		5.5	V
V_O	Supply voltage to the output pins				20	V
I_O	Output current	$V_O \geq 0.6\text{ V}$	3			mA
		$V_O \geq 1\text{ V}$			120	
I_{OH}	High-level output current, source		-1			mA
I_{OL}	Low-level output current, sink		1			mA
V_{IH}	High-level input voltage		$0.7 \times V_{DD}$		V_{DD}	V
V_{IL}	Low-level input voltage		GND		$0.3 \times V_{DD}$	V
I_{leak}	Output leakage current	$V_{OH} = 17\text{ V}$	$T_J = 25^\circ\text{C}$		0.5	μA
			$T_J = 125^\circ\text{C}$		2	
V_{OH}	High-level output voltage	SDO, $I_{OL} = -1\text{ mA}$	$V_{DD} - 0.4$			V
V_{OL}	Low-level output voltage	SDO, $I_{OH} = 1\text{ mA}$			0.4	V
$I_{O(1)}$	Output current 1	$V_{OUT} = 0.6\text{ V}$, $R_{ext} = 720\ \Omega$, CG = 0.992	26			mA
	Output current error, die-die	$I_{OL} = 26\text{ mA}$, $V_O = 0.6\text{ V}$, $R_{ext} = 720\ \Omega$, $T_J = 25^\circ\text{C}$	$\pm 3\%$		$\pm 6\%$	
	Output current skew, channel-to-channel	$I_{OL} = 26\text{ mA}$, $V_O = 0.6\text{ V}$, $R_{ext} = 720\ \Omega$, $T_J = 25^\circ\text{C}$	$\pm 1.5\%$		$\pm 3\%$	
$I_{O(2)}$	Output current 2	$V_O = 0.8\text{ V}$, $R_{ext} = 360\ \Omega$, CG = 0.992	52			mA
	Output current error, die-die	$I_{OL} = 52\text{ mA}$, $V_O = 0.8\text{ V}$, $R_{ext} = 360\ \Omega$, $T_J = 25^\circ\text{C}$	$\pm 2\%$		$\pm 6\%$	
	Output current skew, channel-to-channel	$I_{OL} = 52\text{ mA}$, $V_O = 0.8\text{ V}$, $R_{ext} = 360\ \Omega$, $T_J = 25^\circ\text{C}$	$\pm 1.5\%$		$\pm 3\%$	
$I_{OUT\text{ vs }V_{OUT}}$	Output current vs output voltage regulation	$V_O = 1\text{ V}$ to 3 V , $I_O = 26\text{ mA}$	± 0.1			% / V
		$V_{DD} = 3.0\text{ V}$ to 5.5 V , $I_O = 26\text{ mA}/120\text{ mA}$	± 1			
	Pullup resistance	$\overline{OE}(ED2)$,	500			k Ω
	Pulldown resistance	LE(ED1),	500			k Ω
T_{sd}	Overtemperature shutdown ⁽²⁾		150	175	200	$^\circ\text{C}$
T_{hys}	Restart temperature hysteresis ⁽²⁾		15			$^\circ\text{C}$
$I_{OUT,Th}$	Threshold current for open error detection	$I_{OUT,target} = 3\text{ mA}$ to 120 mA	$0.5 \times I_{target}\%$			
$V_{OUT,TTh}$	Trigger threshold voltage for short-error detection (TLC5917 only)	$I_{OUT,target} = 3\text{ mA}$ to 120 mA	2.5	2.7	3.1	V
$V_{OUT,RTh}$	Return threshold voltage for short-error detection (TLC5917 only)	$I_{OUT,target} = 3\text{ mA}$ to 120 mA	2.2			V
I_{DD}	Supply current	$R_{ext} = \text{Open}$	6		10	mA
		$R_{ext} = 720\ \Omega$	11		14	
		$R_{ext} = 360\ \Omega$	13		18	
		$R_{ext} = 180\ \Omega$	19		24	

- (1) Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.
- (2) Specified by design.

7.7 Switching Characteristics: $V_{DD} = 3\text{ V}$

 $V_{DD} = 3\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{PLH1} Low-to-high propagation delay time, CLK to $\overline{OUTn}$	$V_{IH} = V_{DD}$, $V_{IL} = \text{GND}$, $R_{ext} = 360\ \Omega$, $V_L = 4\text{ V}$, $R_L = 44\ \Omega$, $C_L = 10\text{ pF}$, $CG = 0.992$	40	65	95	ns
t_{PLH2} Low-to-high propagation delay time, LE(ED1) to $\overline{OUTn}$		40	65	95	ns
t_{PLH3} Low-to-high propagation delay time, $\overline{OE}(ED2)$ to $\overline{OUTn}$		40	65	95	ns
t_{PLH4} Low-to-high propagation delay time, CLK to SDO		12	20	30	ns
t_{PHL1} High-to-low propagation delay time, CLK to $\overline{OUTn}$			300	365	ns
t_{PHL2} High-to-low propagation delay time, LE(ED1) to $\overline{OUTn}$			300	365	ns
t_{PHL3} High-to-low propagation delay time, $\overline{OE}(ED2)$ to $\overline{OUTn}$			300	365	ns
t_{PHL4} High-to-low propagation delay time, CLK to SDO		12	20	30	ns
$t_{w(CLK)}$ Pulse duration, CLK		20			ns
$t_{w(L)}$ Pulse duration, LE(ED1)		20			ns
$t_{w(OE)}$ Pulse duration, $\overline{OE}(ED2)$		500			ns
$t_{w(ED2)}$ Pulse duration, $\overline{OE}(ED2)$ in Error Detection Mode		2			μs
$t_{h(ED1,ED2)}$ Hold time, LE(ED1) and $\overline{OE}(ED2)$		10			ns
$t_{h(D)}$ Hold time, SDI		2			ns
$t_{su(D,ED1)}$ Setup time, SDI, LE(ED1)		3			ns
$t_{su(ED2)}$ Setup time, $\overline{OE}(ED2)$		8.5			ns
$t_{h(L)}$ Hold time, LE(ED1), Normal Mode		15			ns
$t_{su(L)}$ Setup time, LE(ED1), Normal Mode		15			ns
t_r Rise time, CLK ⁽²⁾				500	ns
t_f Fall time, CLK ⁽²⁾				500	ns
t_{or} Rise time, outputs (off)		40	85	105	ns
t_{or} Rise time, outputs (off), $T_J = 25^\circ\text{C}$			83	100	ns
t_{of} Rise time, outputs (on)		100	280	370	ns
t_{of} Rise time, outputs (on), $T_J = 25^\circ\text{C}$			170	225	ns
f_{CLK} Clock frequency	Cascade operation			30	MHz

- (1) Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.
- (2) If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

7.8 Switching Characteristics: $V_{DD} = 5.5\text{ V}$

 $V_{DD} = 5.5\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{PLH1}	Low-to-high propagation delay time, CLK to $\overline{OUTn}$	$V_{IH} = V_{DD}$, $V_{IL} = \text{GND}$, $R_{ext} = 360\ \Omega$, $V_L = 4\text{ V}$, $R_L = 44\ \Omega$, $C_L = 10\text{ pF}$, $CG = 0.992$	40	65	95	ns
t_{PLH2}	Low-to-high propagation delay time, LE(ED1) to $\overline{OUTn}$		40	65	95	ns
t_{PLH3}	Low-to-high propagation delay time, $\overline{OE}(ED2)$ to $\overline{OUTn}$		40	65	95	ns
t_{PLH4}	Low-to-high propagation delay time, CLK to SDO		8	20	30	ns
t_{PHL1}	High-to-low propagation delay time, CLK to $\overline{OUTn}$			300	365	ns
t_{PHL2}	High-to-low propagation delay time, LE(ED1) to $\overline{OUTn}$			300	365	ns
t_{PHL3}	High-to-low propagation delay time, $\overline{OE}(ED2)$ to $\overline{OUTn}$			300	365	ns
t_{PHL4}	High-to-low propagation delay time, CLK to SDO		8	20	30	ns
$t_{w(\text{CLK})}$	Pulse duration, CLK		20			ns
$t_{w(L)}$	Pulse duration, LE(ED1)		20			ns
$t_{w(OE)}$	Pulse duration, $\overline{OE}(ED2)$		500			ns
$t_{w(ED2)}$	Pulse duration, $\overline{OE}(ED2)$ in Error Detection Mode		2			μs
$t_{h(D,ED1,ED2)}$	Hold time, SDI, LE(ED1), and $\overline{OE}(ED2)$		10			ns
$t_{h(D)}$	Hold time, SDI		2			ns
$t_{su(D,ED1)}$	Setup time, SDI, LE(ED1)		3			ns
$t_{su(ED2)}$	Setup time, $\overline{OE}(ED2)$		8.5			ns
$t_{h(L)}$	Hold time, LE(ED1), Normal Mode		15			ns
$t_{su(L)}$	Setup time, LE(ED1), Normal Mode		15			ns
t_r	Rise time, CLK ⁽²⁾				500	ns
t_f	Fall time, CLK ⁽²⁾				500	ns
t_{or}	Rise time, outputs (off)		40	85	105	ns
t_{or}	Rise time, outputs (off), $T_J = 25^\circ\text{C}$			83	100	ns
t_{of}	Rise time, outputs (on)		100	280	370	ns
t_{of}	Rise time, outputs (on), $T_J = 25^\circ\text{C}$			170	225	ns
f_{CLK}	Clock frequency	Cascade operation			30	MHz

- (1) Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.
- (2) If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

7.9 Timing Requirements

$V_{DD} = 3\text{ V to }5.5\text{ V}$ (unless otherwise noted)

			MIN	MAX	UNIT
$t_{w(L)}$	LE(ED1) pulse duration	Normal Mode	20		ns
$t_{w(CLK)}$	CLK pulse duration	Normal Mode	20		ns
$t_{w(OE)}$	$\overline{OE}$ (ED2) pulse duration	Normal Mode, $I_{OUT} < 60\text{ mA}$	500		ns
		Normal Mode, $I_{OUT} > 60\text{ mA}$	700		
$t_{su(D)}$	Setup time for SDI	Normal Mode	3		ns
$t_{h(D)}$	Hold time for SDI	Normal Mode	2		ns
$t_{su(L)}$	Setup time for LE(ED1)	Normal Mode	15		ns
$t_{h(L)}$	Hold time for LE(ED1)	Normal Mode	15		ns
$t_{w(CLK)}$	CLK pulse duration	Error Detection Mode	20		ns
$t_{w(ED2)}$	$\overline{OE}$ (ED2) pulse duration	Error Detection Mode	2000		ns
$t_{su(ED1)}$	Setup time for LE(ED1)	Error Detection Mode	4		ns
$t_{h(ED1)}$	Hold time for LE(ED1)	Error Detection Mode	10		ns
$t_{su(ED2)}$	Setup time for $\overline{OE}$ (ED2)	Error Detection Mode	6		ns
$t_{h(ED2)}$	Hold time for $\overline{OE}$ (ED2)	Error Detection Mode	10		ns
f_{CLK}	Clock frequency	Cascade operation		30	MHz

7.10 Typical Characteristics




Figure 1. Response Time, CLK to OUTn




Figure 2. Response Time, $\overline{OE}$ to OUT1




Figure 3. Response Time, $\overline{OE}$ to OUT7




Figure 4. Output Current vs Output Voltage

8 Parameter Measurement Information




Figure 5. Test Circuit for Electrical Characteristics




Figure 6. Test Circuit for Switching Characteristics

Parameter Measurement Information (continued)






Figure 7. Normal Mode Timing Waveforms

Parameter Measurement Information (continued)

Figure 8. Switching to Special Mode Timing Waveforms

Figure 9. Reading Error Status Code Timing Waveforms

9 Detailed Description

9.1 Overview

The TLC591x is designed for LED displays and LED lighting applications with constant-current control and open-load, shorted-load, and overtemperature detection. The TLC591x contains an 8-bit shift register and data latches, which convert serial input data into parallel output format. At the output stage, eight regulated current ports are designed to provide uniform and constant current for driving LEDs within a wide range of LED Forward Voltage (VF) variations. Used in system design for LED display applications, for example, LED panels, it provides great flexibility and device performance. Users can adjust the output current from 3 mA to 120 mA per channel through an external resistor, R_{ext} , which gives flexibility in controlling the light intensity of LEDs. The devices are designed for up to 20 V at the output port. The high clock frequency, 30 MHz, also satisfies the system requirements of high-volume data transmission.


The TLC591x provides two operation modes: Normal Mode and Special Mode. Normal mode is used for shifting LED data into and out of the driver. Special Mode includes two functions: Error Detection and Current Gain Control. The two operation modes include three phases: Normal Mode phase, Mode Switching transition phase, and Special Mode phase. The signal on the multiple function pin $\overline{OE}(ED2)$ is monitored to determine the mode. When a one-clock-wide pulse appears on $\overline{OE}(ED2)$, the device enters the Mode Switching phase. At this time, the voltage level on LE(ED1) determines which mode the TLC591x switches to.

In the Normal Mode phase, the serial data can be transferred into TLC591x through the pin SDI, shifted in the shift register, and transferred out via the pin SDO. LE(ED1) can latch the serial data in the shift register to the output latch. $\overline{OE}(ED2)$ enables the output drivers to sink current.

In the Special Mode phase, the low-voltage-level signal on $\overline{OE}(ED2)$ can enable output channels and detect the status of the output current to determine if the driving current level is sufficient. The detected Error Status is loaded into the 8-bit shift register and shifted out via the pin SDO, synchronous to the CLK signal. The system controller can read the error status and determine if the LEDs are properly lit.

In the Special Mode phase, the TLC591x allows users to adjust the output current level by setting a runtime-programmable Configuration Code. The code is sent into the TLC591x through SDI. The positive pulse of LE(ED1) latches the code in the shift register into a built-in 8-bit configuration latch, instead of the output latch. The code affects the voltage at the terminal R-EXT and controls the output-current regulator. The output current can be finely adjusted by a gain ranging from 1/12 to 127/128 in 256 steps. Therefore, the current skew between ICs can be compensated within less than 1%. This feature is suitable for white balancing in LED color display panels.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Open-Circuit Detection Principle

The LED Open-Circuit Detection compares the effective current level I_{OUT} with the open load detection threshold current $I_{OUT,Th}$. If I_{OUT} is below the $I_{OUT,Th}$ threshold, the TLC591x detects an open-load condition. This error status can be read as an error status code in the Special Mode. For open-circuit error detection, a channel must be on.

Table 1. Open-Circuit Detection

STATE OF OUTPUT PORT	CONDITION OF OUTPUT CURRENT	ERROR STATUS CODE	MEANING
Off	$I_{OUT} = 0 \text{ mA}$	0	Detection not possible
On	$I_{OUT} < I_{OUT,Th}^{(1)}$	0	Open circuit
	$I_{OUT} \geq I_{OUT,Th}^{(1)}$	Channel n error status bit 1	Normal

(1) $I_{OUT,Th} = 0.5 \times I_{OUT,target}$ (typical)

9.3.2 Short-Circuit Detection Principle (TLC5917 Only)

The LED short-circuit detection compares the effective voltage level (V_{OUT}) with the shorted-load detection threshold voltages $V_{OUT,TTh}$ and $V_{OUT,RTh}$. If V_{OUT} is above the $V_{OUT,TTh}$ threshold, the TLC5917 detects an shorted-load condition. If V_{OUT} is below the $V_{OUT,RTh}$ threshold, no error is detected/error bit is reset. This error status can be read as an error status code in the Special Mode. For short-circuit error detection, a channel must be on.

Table 2. Shorted-Load Detection

STATE OF OUTPUT PORT	CONDITION OF OUTPUT VOLTAGE	ERROR STATUS CODE	MEANING
Off	$I_{OUT} = 0 \text{ mA}$	0	Detection not possible
On	$V_{OUT} \geq V_{OUT,TTh}$	0	Short circuit
	$V_{OUT} < V_{OUT,RTh}$	1	Normal




Figure 10. Short-Circuit Detection Principle

9.3.3 Overtemperature Detection and Shutdown

TLC591x is equipped with a global overtemperature sensor and eight individual, channel-specific, overtemperature sensors.

- When the global sensor reaches the trip temperature, all output channels are shut down, and the error status is stored in the internal Error Status register of every channel. After shutdown, the channels automatically restart after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as the error status code in the Special Mode.
- When one of the channel-specific sensors reaches trip temperature, only the affected output channel is shut down, and the error status is stored only in the internal Error Status register of the affected channel. After shutdown, the channel automatically restarts after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as error status code in the Special Mode.

For channel-specific overtemperature error detection, a channel must be on.

The error status code is reset when TLC591x returns to Normal Mode.

Table 3. Overtemperature Detection⁽¹⁾

STATE OF OUTPUT PORT	CONDITION	ERROR STATUS CODE	MEANING
Off	$I_{OUT} = 0 \text{ mA}$	0	
On	$T_j < T_{j,trip} \text{ global}$	1	Normal
On → all channels Off	$T_j > T_{j,trip} \text{ global}$	All error status bits = 0	Global overtemperature
On	$T_j < T_{j,trip} \text{ channel n}$	1	Normal
On → Off	$T_j > T_{j,trip} \text{ channel n}$	Channel n error status bit = 0	Channel n overtemperature

(1) The global shutdown threshold temperature is approximately 170°C.

9.4 Device Functional Modes

The TLC591x provides two operation modes: Normal Mode and Special Mode. Normal mode is used for shifting LED data into and out of the driver. Special Mode includes two functions: Error Detection and Current Gain Control. The two operation modes include three phases: Normal Mode phase, Mode Switching transition phase, and Special Mode phase. The signal on the multiple function pin OE(ED2) is monitored to determine the mode. When a one-clock-wide pulse appears on OE(ED2), the device enters the Mode Switching phase. At this time, the voltage level on LE(ED1) determines which mode the TLC591x switches to.

In the Normal Mode phase, the serial data can be transferred into TLC591x through the pin SDI, shifted in the shift register, and transferred out via the pin SDO. LE(ED1) can latch the serial data in the shift register to the output latch. OE(ED2) enables the output drivers to sink current.

In the Special Mode phase, the low-voltage-level signal on OE(ED2) can enable output channels and detect the status of the output current to determine if the driving current level is sufficient. The detected Error Status is loaded into the 8-bit shift register and shifted out via the pin SDO, synchronous to the CLK signal. The system controller can read the error status and determine if the LEDs are properly lit.

In the Special Mode phase, the TLC591x allows users to adjust the output current level by setting a runtime-programmable Configuration Code. The code is sent into the TLC591x through SDI. The positive pulse of LE(ED1) latches the code in the shift register into a built-in 8-bit configuration latch, instead of the output latch. The code affects the voltage at the terminal R-EXT and controls the output-current regulator. The output current can be finely adjusted by a gain ranging from 1/12 to 127/128 in 256 steps. Therefore, the current skew between ICs can be compensated within less than 1%. This feature is suitable for white balancing in LED color display panels.

Device Functional Modes (continued)




Figure 11. Normal Mode

Table 4. Truth Table in Normal Mode

CLK	LE(ED1)	$\overline{OE}(ED2)$	SDI	$\overline{OUT0}...\overline{OUT7}$	SDO
↑	H	L	Dn	Dn...Dn – 7	Dn – 7
↑	L	L	Dn + 1	No change	Dn – 6
↑	H	L	Dn + 2	Dn + 2...Dn – 5	Dn – 5
↓	X	L	Dn + 3	Dn + 2...Dn – 5	Dn – 5
↓	X	H	Dn + 3	Off	Dn – 5

The signal sequence shown in [Figure 12](#) makes the TLC591x enter Current Adjust and Error Detection Mode.






Figure 12. Switching to Special Mode


In the Current Adjust Mode, sending the positive pulse of $LE(ED1)$, the content of the shift register (a current adjust code) is written to the 8-bit configuration latch (see [Figure 13](#)).


Figure 13. Writing Configuration Code

When the TLC591x is in the Error Detection Mode, the signal sequence shown in [Figure 14](#) enables a system controller to read error status codes through SDO.


Figure 14. Reading Error Status Code

The signal sequence shown in [Figure 15](#) makes TLC591x resume the Normal Mode. Switching to Normal Mode resets all internal Error Status registers. $\overline{OE}(ED2)$ always enables the output port, whether the TLC591x enters Current Adjust Mode or not.


Figure 15. Switching to Normal Mode

9.4.1 Operation Mode Switching

To switch between its two modes, TLC591x monitors the signal $\overline{OE}(ED2)$. When an one-clock-wide pulse of $\overline{OE}(ED2)$ appears, TLC591x enters the two-clock-period transition phase, the Mode Switching phase. After power on, the default operation mode is the Normal Mode (see [Figure 16](#)).




Figure 16. Mode Switching

As shown in Figure 16, once a one-clock-wide short pulse (101) of $\overline{OE}(ED2)$ appears, TLC591x enters the Mode Switching phase. At the fourth rising edge of CLK, if LE(ED1) is sampled as voltage high, TLC591x switches to Special Mode; otherwise, it switches to Normal Mode. The signal LE(ED1) between the third and the fifth rising edges of CLK cannot latch any data. Its level is used only to determine into which mode to switch. However, the short pulse of $\overline{OE}(ED2)$ can still enable the output ports. During mode switching, the serial data can still be transferred through SDI and shifted out from SDO.

NOTE

1. The signal sequence for the mode switching may be used frequently to ensure that TLC591x is in the proper mode.
2. The 1 and 0 on the LE(ED1) signal are sampled at the rising edge of CLK. The X means its level does not affect the result of mode switching mechanism.
3. After power on, the default operation mode is Normal Mode.

9.4.1.1 Normal Mode Phase

Serial data is transferred into TLC591x through SDI, shifted in the Shift Register, and output via SDO. LE(ED1) can latch the serial data in the Shift Register to the Output Latch. $\overline{OE}(ED2)$ enables the output drivers to sink current. These functions differ only as described in Operation Mode Switching, in which case, a short pulse triggers TLC591x to switch the operation mode. However, as long as LE(ED1) is high in the Mode Switching phase, TLC591x remains in the Normal Mode, as if no mode switching occurred.

9.4.1.2 Special Mode Phase

In the Special Mode, as long as $\overline{OE}(ED2)$ is not low, the serial data is shifted to the Shift Register via SDI and shifted out via SDO, as in the Normal Mode. However, there are two differences between the Special Mode and the Normal Mode, as shown in the following sections.

9.4.2 Reading Error Status Code in Special Mode

When $\overline{OE}(ED2)$ is pulled low while in Special Mode, error detection and load error status codes are loaded into the Shift Register, in addition to enabling output ports to sink current. Figure 17 shows the timing sequence for error detection. The 0 and 1 signal levels are sampled at the rising edge of each CLK. At least three zeros must be sampled at the voltage low signal $\overline{OE}(ED2)$. Immediately after the second zero is sampled, the data input source of the Shift Register changes to the 8-bit parallel Error Status Code register, instead of from the serial data on SDI. Normally, the error status codes are generated at least 2 μ s after the falling edge of $\overline{OE}(ED2)$. The occurrence of the third or later zero saves the detected error status codes into the Shift Register. Therefore, when $\overline{OE}(ED2)$ is low, the serial data cannot be shifted into TLC591x through SDI. When $\overline{OE}(ED2)$ is pulled high, the data input source of the Shift Register is changed back to SDI. At the same time, the output ports are disabled and the error detection is completed. Then, the error status codes saved in the Shift Register can be shifted out via SDO bit by bit along with CLK, as well as the new serial data can be shifted into TLC591x through SDI.

While in Special Mode, the TLC591x cannot simultaneously transfer serial data and detect LED load error status.




Figure 17. Reading Error Status Code

9.4.3 Writing Configuration Code in Special Mode

When in Special Mode, the active high signal LE(ED1) latches the serial data in the Shift Register to the Configuration Latch, instead of the Output Latch. The latched serial data is used as the Configuration Code.

The code is stored until power off or the Configuration Latch is rewritten. As shown in Figure 18, the timing for writing the Configuration Code is the same as the timing in the Normal Mode to latching output channel data. Both the Configuration Code and Error Status Code are transferred in the common 8-bit Shift Register. Users must pay attention to the sequence of error detection and current adjustment to avoid the Configuration Code being overwritten by Error Status Code.




Figure 18. Writing Configuration Code

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Constant Current

In LED display applications, TLC591x provides nearly no current variations from channel to channel and from IC to IC. While $5 \text{ mA} \leq I_{\text{OUT}} \leq 100 \text{ mA}$, the maximum current skew between channels is less than $\pm 3\%$ and between ICs is less than $\pm 6\%$.

10.1.2 Adjusting Output Current

TLC591x scales up the reference current, I_{ref} , set by the external resistor R_{ext} to sink a current, I_{out} , at each output port. Users can follow the below formulas to calculate the target output current $I_{\text{OUT,target}}$ in the saturation region. In the equations,

R_{ext} is the resistance of the external resistor connected between the R-EXT terminal and ground and $V_{\text{R-EXT}}$ is the voltage of R-EXT, which is controlled by the programmable voltage gain (VG). VG is defined by the Configuration Code.

$$V_{\text{R-EXT}} = 1.26 \text{ V} \times \text{VG} \quad (1)$$

$$I_{\text{ref}} = V_{\text{R-EXT}} / R_{\text{ext}} \quad (2)$$

$$I_{\text{OUT,target}} = I_{\text{ref}} \times 15 \times 3^{\text{CM} - 1} \quad (3)$$

The Current Multiplier (CM) determines that the ratio $I_{\text{OUT,target}} / I_{\text{ref}}$ is 15 or 5. After power on, the default value of VG is $127/128 = 0.992$, and the default value of CM is 1, so that the ratio $I_{\text{OUT,target}} / I_{\text{ref}} = 15$. Based on the default VG and CM:

$$V_{\text{R-EXT}} = 1.26 \text{ V} \times 127/128 = 1.25 \text{ V} \quad (4)$$

$$I_{\text{OUT,target}} = (1.25 \text{ V} / R_{\text{ext}}) \times 15 \quad (5)$$

Therefore, the default current is approximately 52 mA at 360 Ω and 26 mA at 720 Ω . The default relationship after power on between $I_{\text{OUT,target}}$ and R_{ext} is shown in Figure 19.




Figure 19. Default Relationship Curve Between $I_{\text{OUT,target}}$ and R_{ext} After Power Up

Application Information (continued)

10.1.3 Cascading Implementation of TLC591x Device




Figure 20. Cascading Implementation of TLC591x Device

Application Information (continued)

10.1.4 8-Bit Configuration Code and Current Gain

Bit definition of the Configuration Code in the Configuration Latch is shown in [Table 5](#).

Table 5. Bit Definition of 8-Bit Configuration Code

	0	1	2	3	4	5	6	7
Meaning	CM	HC	CC0	CC1	CC2	CC3	CC4	CC5
Default	1	1	1	1	1	1	1	1

Bit 7 is first sent into TLC591x through SDI. Bits 1 to 7 {HC, CC[0:5]} determine the voltage gain (VG) that affects the voltage at R-EXT and indirectly affects the reference current, I_{ref} , flowing through the external resistor at R-EXT. Bit 0 is the Current Multiplier (CM) that determines the ratio $I_{OUT,target}/I_{ref}$. Each combination of VG and CM gives a specific Current Gain (CG).

- VG: the relationship between {HC, CC[0:5]} and the voltage gain is calculated as shown in [Equation 6](#) and [Equation 7](#):

$$VG = (1 + HC) \times (1 + D/64) / 4 \quad (6)$$

$$D = CC0 \times 2^5 + CC1 \times 2^4 + CC2 \times 2^3 + CC3 \times 2^2 + CC4 \times 2^1 + CC5 \times 2^0 \quad (7)$$

Where HC is 1 or 0, and D is the binary value of CC[0:5]. So, the VG could be regarded as a floating-point number with 1-bit exponent HC and 6-bit mantissa CC[0:5]. {HC, CC[0:5]} divides the programmable voltage gain VG into 128 steps and two sub-bands:

Low voltage sub-band (HC = 0): $VG = 1/4 \sim 127/256$, linearly divided into 64 steps

High voltage sub-band (HC = 1): $VG = 1/2 \sim 127/128$, linearly divided into 64 steps

- CM: In addition to determining the ratio $I_{OUT,target}/I_{ref}$, CM limits the output current range.
High Current Multiplier (CM = 1): $I_{OUT,target}/I_{ref} = 15$, suitable for output current range $I_{OUT} = 10$ mA to 120 mA.
Low Current Multiplier (CM = 0): $I_{OUT,target}/I_{ref} = 5$, suitable for output current range $I_{OUT} = 3$ mA to 40 mA
- CG: The total Current Gain is defined as the following.
 $V_{R-EXT} = 1.26 \text{ V} \times VG \quad (8)$
 $I_{ref} = V_{R-EXT}/R_{ext}$, if the external resistor, R_{ext} , is connected to ground. (9)
 $I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1} = 1.26 \text{ V}/R_{ext} \times VG \times 15 \times 3^{CM-1} = (1.26 \text{ V}/R_{ext} \times 15) \times CG \quad (10)$
 $CG = VG \times 3^{CM-1} \quad (11)$

Therefore, $CG = (1/12)$ to $(127/128)$, and it is divided into 256 steps. If $CG = 127/128 = 0.992$, the $I_{OUT,target} = 1.26 \text{ V}/R_{ext} \times 0.992 \times 15 \times 3^{CM-1}$.

Examples

- Configuration Code {CM, HC, CC[0:5]} = {1,1,111111}
 $VG = 127/128 = 0.992$ and $CG = VG \times 3^0 = VG = 0.992$
- Configuration Code = {1,1,000000}
 $VG = (1 + 1) \times (1 + 0/64)/4 = 1/2 = 0.5$, and $CG = 0.5$
- Configuration Code = {0,0,000000}
 $VG = (1 + 0) \times (1 + 0/64)/4 = 1/4$, and $CG = (1/4) \times 3^{-1} = 1/12$

After power on, the default value of the Configuration Code {CM, HC, CC[0:5]} is {1,1,111111}. Therefore, $VG = CG = 0.992$. The relationship between the Configuration Code and the Current Gain is shown in [Figure 21](#).




Figure 21. Current Gain vs Configuration Code

10.2 Typical Application

Figure 22 shows implementation of a single TLC591x device. Figure 20 shows a cascaded driver implementation.




Figure 22. Single Implementation of TLC591x Device

Typical Application (continued)

10.2.1 Design Requirements

For this design example, use the parameters listed in [Table 6](#). The purpose of this design procedure is to calculate the power dissipation in the device and the operating junction temperature.

Table 6. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Number of LED strings	8
Number of LEDs per string	3
LED Current (mA)	20
Forward voltage of each LED (V)	3.5
Junction-to-ambient thermal resistance (°C/W)	87.4
Ambient temperature of application (°C)	115
V _{DD} (V)	5
I _{DD} (mA)	10
Max operating junction temperature (°C)	150

10.2.2 Detailed Design Procedure

$$T_J = T_A + R_{\theta JA} \times P_{D_TOT}$$

where

- T_J is the junction temperature.
- T_A is the ambient temperature.
- R_{θJA} is the junction-to-ambient thermal resistance.
- P_{D_TOT} is the total power dissipation in the IC.

(12)

$$P_{D_TOT} = P_{D_CS} + I_{DD} \times V_{DD}$$

where

- P_{D_CS} is the power dissipation in the LED current sinks.
- I_{DD} is the IC supply current.
- V_{DD} is the IC supply voltage.

(13)

$$P_{D_CS} = I_O \times V_O \times n_{CH}$$

where

- I_O is the LED current.
- V_O is the voltage at the output pin.
- n_{CH} is the number of LED strings.

(14)

$$V_O = V_{LED} - (n_{LED} \times V_F)$$

where

- V_{LED} is the voltage applied to the LED string.
- n_{LED} is the number of LEDs in the string.
- V_F is the forward voltage of each LED.

(15)

V_O must not be too high as this causes excess power dissipation inside the current sink. However, V_O also must not be too low as this does not allow the full LED current ([Figure 4](#)). With V_{LED} = 12 V:

$$V_O = 12 \text{ V} - (3 \times 3.5 \text{ V}) = 1.5 \text{ V}$$

(16)

$$P_{D_CS} = 20 \text{ mA} \times 1.5 \text{ V} \times 8 = 0.24 \text{ W}$$

(17)

Using P_{D_CS}, calculate:

$$P_{D_TOT} = P_{D_CS} + I_{DD} \times V_{DD} = 0.24 \text{ W} + 0.01 \text{ A} \times 5 \text{ V} = 0.29 \text{ W}$$

(18)

Using P_{D_TOT}, calculate:

$$T_J = T_A + R_{\theta JA} \times P_{D_TOT} = 115^\circ\text{C} + 87.4^\circ\text{C/W} \times 0.29 \text{ W} = 140^\circ\text{C}$$

(19)

This design example demonstrates how to calculate power dissipation in the IC and ensure that the junction temperature is kept below 150°C.

NOTE

This design example assumes that all channels have the same electrical parameters (n_{LED} , I_O , V_F , V_{LED}). If the parameters are unique for each channel, then the power dissipation must be calculated for each current sink separately. Then, each result must be added together to calculate the total power dissipation in the current sinks.

10.2.3 Application Curve




Figure 23. Output Current vs Output Voltage

11 Power Supply Recommendations

The device is designed to operate from a VDD supply between 3 V and 5.5 V. The LED supply voltage is determined by the number of LEDs in each string and the forward voltage of the LEDs.

12 Layout

12.1 Layout Guidelines

The traces that carry current from the LED cathodes to the OUTx pins must be wide enough to support the default current (up to 120 mA).

The SDI, CLK, LE (ED1), OE (ED2), and SDO pins are to be connected to the microcontroller. There are several ways to achieve this, including the following methods:

- Traces may be routed underneath the package on the top layer.
- The signal may travel through a via to another layer.

12.2 Layout Example





Figure 24. PW Package Layout

Layout Example (continued)

Figure 25. D Package Layout

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLC5916	Click here	Click here	Click here	Click here	Click here
TLC5917	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5916ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5916I	Samples
TLC5916IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5916I	Samples
TLC5916IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5916I	Samples
TLC5916IN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC5916IN	Samples
TLC5916INE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC5916IN	Samples
TLC5916IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5916	Samples
TLC5916IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5916	Samples
TLC5916IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5916	Samples
TLC5917ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5917I	Samples
TLC5917IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5917I	Samples
TLC5917IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5917I	Samples
TLC5917IN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC5917IN	Samples
TLC5917INE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC5917IN	Samples
TLC5917IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5917	Samples
TLC5917IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5917	Samples
TLC5917IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5917	Samples

⁽¹⁾ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC5916, TLC5917 :

- Automotive: [TLC5916-Q1](#), [TLC5917-Q1](#)

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5916IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLC5916IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC5917IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLC5917IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5916IDR	SOIC	D	16	2500	333.2	345.9	28.6
TLC5916IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TLC5917IDR	SOIC	D	16	2500	333.2	345.9	28.6
TLC5917IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




4040047-6/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

NOTES:

- A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
-  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 The 20 pin end lead shoulder width is a vendor option, either half or full width.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 View [TLC5917IDR](#) on WIN SOURCE

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management