



**THE DATASHEET OF
BR93G66FJ-3GTE2**



**Serial EEPROM series Standard EEPROM
MicroWire BUS EEPROM (3-Wire)**

BR93G66-3


General Description

BR93G66-3 is serial EEPROM of Serial 3-Line Interface Method.
They are dual organization (by 16bit or 8bit) and it is selected by the input of ORG PIN.

Features

- 3-Line Communications of chip select, serial clock, serial data input / output (the case where input and output are shared)
- Operations available at High Speed 3MHz clock (4.5V to 5.5V)
- High Speed Write available (Write Time 5ms Max)
- Same package and pin configuration from 1Kbit to 16Kbit
- 1.7V to 5.5V Single Power Source Operation
- Address Auto Increment Function at Read Operation
- Prevention of Write Error
 - » Write Prohibition at Power On
 - » Write Prohibition by Command Code
 - » Prevention of Write Error at Low Voltage
- Self-Timed Programming Cycle
- Program Condition Display by $\overline{\text{READY}}$ / $\overline{\text{BUSY}}$
- Dual Organization: by 16 bit (X16) or 8 bit (X8)
- Compact Package
SOP8 SOP-J8 SSOP-B8 TSSOP-B8 MSOP8
TSSOP-B8J VSON008X2030
- More than 40 years data retention
- More than 1 million Write Cycles
- Initial Delivery State all addresses FFFFh (X16) or FFh (X8)

Packages W(Typ) x D(Typ)x H(Max)



BR93G66-3

Capacity	Bit Format	Type	Power Source Voltage	DIP-T8 ⁽¹⁾	SOP8	SOP-J8	SSOP-B8	TSSOP-B8	TSSOP-B&J	MSOP8	VSON008 X2030
4Kbit	256x16 or 512x8	BR93G66-3	1.7V to 5.5V	●	●	●	●	●	●	●	●

(1) DIP-T8 is not halogen free package. Not Recommended for New Designs.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Remark
Supply Voltage	V _{cc}	-0.3 to +6.5	V	
Permissible Dissipation	P _d	800 (DIP-T8 ⁽¹⁾)	mW	Derate by 8.0mW/°C when operating above Ta=25°C
		450 (SOP8)		Derate by 4.5mW/°C when operating above Ta=25°C
		450 (SOP-J8)		Derate by 4.5mW/°C when operating above Ta=25°C
		300 (SSOP-B8)		Derate by 3.0mW/°C when operating above Ta=25°C
		330 (TSSOP-B8)		Derate by 3.3mW/°C when operating above Ta=25°C
		310 (TSSOP-B8J)		Derate by 3.1mW/°C when operating above Ta=25°C
		310 (MSOP8)		Derate by 3.1mW/°C when operating above Ta=25°C
		300 (VSON008X2030)		Derate by 3.0mW/°C when operating above Ta=25°C
Storage Temperature	T _{stg}	-65 to +150	°C	
Operating Temperature	T _{opr}	-40 to +85	°C	
Input Voltage/ Output Voltage	-	-0.3 to V _{cc} +1.0	V	The Max value of Input Voltage/Output Voltage is not over 6.5V. When the pulse width is 50ns or less, the Min value of Input Voltage/Output Voltage is not under -0.8V.
Junction Temperature	T _{jmax}	150	°C	Junction temperature at the storage condition

(1) Not Recommended for New Designs.

Memory Cell Characteristics (V_{cc}=1.7V to 5.5V)

Parameter	Limit			Unit	Conditions
	Min	Typ	Max		
Write Cycles ⁽²⁾	1,000,000	-	-	Times	Ta=25°C
Data Retention ⁽²⁾	40	-	-	Years	Ta=25°C

○Initial data in all addresses are either FFFFh(X16) or FFh(X8) upon delivery.

(2) Not 100% TESTED

Recommended Operating Ratings

Parameter	Symbol	Limit	Unit
Supply Voltage	V _{cc}	1.7 to 5.5	V
Input Voltage	V _{IN}	0 to V _{cc}	

DC Characteristics (Unless otherwise specified, $V_{CC}=1.7V$ to $5.5V$, $T_a=-40^{\circ}C$ to $+85^{\circ}C$)

Parameter	Symbol	Limit			Unit	Conditions
		Min	Typ	Max		
Input Low Voltage	V_{IL}	-0.3 ⁽¹⁾	-	$0.3V_{CC}$	V	$1.7V \leq V_{CC} \leq 5.5V$
Input High Voltage	V_{IH}	$0.7V_{CC}$	-	$V_{CC}+1.0$	V	$1.7V \leq V_{CC} \leq 5.5V$
Output Low Voltage 1	V_{OL1}	0	-	0.4	V	$I_{OL}=2.1mA$, $2.7V \leq V_{CC} \leq 5.5V$
Output Low Voltage 2	V_{OL2}	0	-	0.2	V	$I_{OL}=100\mu A$
Output High Voltage 1	V_{OH1}	2.4	-	V_{CC}	V	$I_{OH}=-0.4mA$, $2.7V \leq V_{CC} \leq 5.5V$
Output High Voltage 2	V_{OH2}	$V_{CC}-0.2$	-	V_{CC}	V	$I_{OH}=-100\mu A$
Input Leakage Current1	I_{LI1}	-1	-	+1	μA	$V_{IN}=0V$ to V_{CC} (CS,SK,DI)
Input Leakage Current2	I_{LI2}	-1	-	+3	μA	$V_{IN}=0V$ to V_{CC} (ORG)
Output Leakage Current	I_{LO}	-1	-	+1	μA	$V_{OUT}=0V$ to V_{CC} , CS=0V
Supply Current	I_{CC1}	-	-	1.0	mA	$V_{CC}=1.7V$, $f_{SK}=1MHz$, $t_{E/W}=5ms$ (WRITE)
		-	-	2.0	mA	$V_{CC}=5.5V$, $f_{SK}=3MHz$, $t_{E/W}=5ms$ (WRITE)
	I_{CC2}	-	-	0.5	mA	$f_{SK}=1MHz$ (READ)
		-	-	1.0	mA	$f_{SK}=3MHz$ (READ)
	I_{CC3}	-	-	2.0	mA	$V_{CC}=2.5V$, $f_{SK}=1MHz$, $t_{E/W}=5ms$ (WRAL, ERAL)
		-	-	3.0	mA	$V_{CC}=5.5V$, $f_{SK}=3MHz$, $t_{E/W}=5ms$ (WRAL, ERAL)
Standby Current	I_{SB1}	-	-	2.0	μA	CS=0V, ORG= V_{CC} or OPEN
	I_{SB2}	-	-	15	μA	CS=0V, ORG=0V

(1) When the pulse width is 50ns or less, the Min value of V_{IL} is admissible to -0.8V.

AC Characteristics (Unless otherwise specified, Vcc=1.7V to 2.5V, Ta=-40°C to +85°C)

Parameter	Symbol	Limit			Unit
		Min	Typ	Max	
SK Frequency	f _{SK}	-	-	1	MHz
SK High Time	t _{SKH}	250	-	-	ns
SK Low Time	t _{SKL}	250	-	-	ns
CS Low Time	t _{CS}	250	-	-	ns
CS Setup Time	t _{CSS}	200	-	-	ns
DI Setup Time	t _{DIS}	100	-	-	ns
CS Hold Time	t _{CSH}	0	-	-	ns
DI Hold Time	t _{DIH}	100	-	-	ns
Data "1" Output Delay	t _{PD1}	-	-	400	ns
Data "0" Output Delay	t _{PD0}	-	-	400	ns
Time from CS to Output Establishment	t _{SV}	-	-	400	ns
Time from CS to High-Z	t _{DF}	-	-	200	ns
Write Cycle Time	t _{E/W}	-	-	5	ms

(Unless otherwise specified, Vcc=2.5V to 4.5V, Ta=-40°C to +85°C)

Parameter	Symbol	Limit			Unit
		Min	Typ	Max	
SK Frequency	f _{SK}	-	-	2	MHz
SK High Time	t _{SKH}	230	-	-	ns
SK Low Time	t _{SKL}	200	-	-	ns
CS Low Time	t _{CS}	200	-	-	ns
CS Setup Time	t _{CSS}	50	-	-	ns
DI Setup Time	t _{DIS}	100	-	-	ns
CS Hold Time	t _{CSH}	0	-	-	ns
DI Hold Time	t _{DIH}	100	-	-	ns
Data "1" Output Delay	t _{PD1}	-	-	200	ns
Data "0" Output Delay	t _{PD0}	-	-	200	ns
Time from CS to Output Establishment	t _{SV}	-	-	150	ns
Time from CS to High-Z	t _{DF}	-	-	100	ns
Write Cycle Time	t _{E/W}	-	-	5	ms

(Unless otherwise specified, Vcc=4.5V to 5.5V, Ta=-40°C to +85°C)

Parameter	Symbol	Limit			Unit
		Min	Typ	Max	
SK Frequency	f _{SK}	-	-	3	MHz
SK High Time	t _{SKH}	100	-	-	ns
SK Low Time	t _{SKL}	100	-	-	ns
CS Low Time	t _{CS}	200	-	-	ns
CS Setup Time	t _{CSS}	50	-	-	ns
DI Setup Time	t _{DIS}	50	-	-	ns
CS Hold Time	t _{CSH}	0	-	-	ns
DI Hold Time	t _{DIH}	50	-	-	ns
Data "1" Output Delay	t _{PD1}	-	-	200	ns
Data "0" Output Delay	t _{PD0}	-	-	200	ns
Time from CS to Output Establishment	t _{SV}	-	-	150	ns
Time from CS to High-Z	t _{DF}	-	-	100	ns
Write Cycle Time	t _{E/W}	-	-	5	ms

Serial Input / Output Timing




Figure 1. Serial Input / Output Timing

1. Data is taken by DI sync with the rise of SK.
2. At read operation, data is output from DO in sync with the rise of SK.
3. The STATUS signal at write (READY / BUSY) is output after t_{cs} from the fall of CS after write command input, at the area DO where CS is high, and valid until the next command start bit is input. And, while CS is low, DO becomes High-Z.
4. After completion of each mode execution, set CS low once for internal circuit reset, and execute the following operation mode.
5. $1/f_{SK}$ is the SK clock cycle, even if f_{SK} is maximum, the SK clock cycle can't be $t_{SKH}(\text{Min})+t_{SKL}(\text{Min})$
6. For "Write cycle time t_{EW} ", please see Figure 36,37,39,40.
7. For "CS low time t_{cs} ", please see Figure 36,37,39,40.

Block Diagram





Figure 2. Block Diagram

Pin Configuration



(1) Not Recommended for New Designs.

Figure 3. Pin Configuration

Pin Description

Pin Name	I / O	Description
CS	Input	Chip select input
SK	Input	Serial clock input
DI	Input	Start bit, ope code, address, and serial data input
DO	Output	Serial data output, READY / $\overline{\text{BUSY}}$ STATUS display output
GND	-	All input / output reference voltage, 0V
ORG	Input	Organization select, X16mode or X8 mode ⁽²⁾
DU	-	Don't use terminal ⁽³⁾
VCC	-	Supply voltage

(2) The memory array organization may be divided into either X8 or X16 which is selected by pin ORG.

When ORG is OPEN or connected to V_{CC}, X16 organization is selected.

When ORG is connected to ground, X8 organization is selected.

(3) Terminals not used may be set to any of high, low, and OPEN

Typical Performance Curves




Figure 4. Input High Voltage vs Supply Voltage (CS,SK,DI,ORG)




Figure 5. Input Low Voltage vs Supply Voltage (CS,SK,DI,ORG)




Figure 6. Output Low Voltage1 vs Output Low Current (V_{CC}=2.7V)




Figure 7. Output Low Voltage2 vs Output Low Current (V_{CC}=1.7V)

Typical Performance Curves - Continued




Figure 8. Output High Voltage1 vs Output High Current (Vcc=2.7V)




Figure 9. Output High Voltage2 vs Output High Current (Vcc=1.7V)




Figure 10. Input Leakage Current1 vs Supply Voltage (CS,SK,DI)




Figure 11. Input Leakage Current2 vs Supply Voltage (ORG)

Typical Performance Curves - Continued




Figure 12. Output Leakage Current (DO) vs Supply Voltage




Figure 13. Supply Current (WRITE) vs Supply Voltage (fsk=1MHz)




Figure 14. Supply Current (WRITE) vs Supply Voltage (fsk=3MHz)




Figure 15. Supply Current (READ) vs Supply Voltage (fsk=1MHz)

Typical Performance Curves - Continued




Figure 16. Supply Current (READ) vs Supply Voltage (fsk=3MHz)




Figure 17. Supply Current (WRAL) vs Supply Voltage (fsk=1MHz)




Figure 18. Supply Current (WRAL) vs Supply Voltage (fsk=3MHz)




Figure 19. Standby Current vs Supply Voltage (CS=0V, ORG=Vcc or OPEN)

Typical Performance Curves - Continued




Figure 20. Standby Current vs Supply Voltage (CS=0V, ORG=0V)




Figure 21. SK Frequency vs Supply Voltage




Figure 22. SK High Time vs Supply




Figure 23. SK Low Time vs Supply Voltage

Typical Performance Curves - Continued




Figure 24. CS Low Time vs Supply Voltage




Figure 25. CS Hold Time vs Supply Voltage




Figure 26. CS Setup Time vs Supply Voltage




Figure 27. DI Setup Time vs Supply Voltage

Typical Performance Curves - Continued




Figure 28. DI Hold Time vs Supply Voltage




Figure 29. Data "0" Output Delay vs Supply Voltage




Figure 30. Data "1" Output Delay vs Supply Voltage




Figure 31. Time from CS to output establishment vs Supply Voltage

Typical Performance Curves - Continued




Figure 32. Time from CS to High-Z vs Supply Voltage




Figure 33. Write Cycle Time vs Supply Voltage

Description of Operations

Communications of the MicroWire BUS are carried out by SK (serial clock), DI (serial data input), DO (serial data output) ,and CS (chip select) for device selection.

When connecting one EEPROM to a microcontroller, connect it as shown in Figure 34(a) or Figure 34(b). And when using the input and output common I/O port of the microcontroller, connect DI and DO of EEPROM via a resistor as shown in Figure 34(b) (Refer to pages 21, 22.), wherein connection by 3 lines is possible.

In the case of connecting multiple EEPROM devices, refer to Figure 34 (c).




Figure 34. Connection Method with Microcontroller

Communications on MicroWire BUS is started by the first “1” input after the rise of CS. This input is called the “Start Bit”. After the start bit, the Ope code, address and data are then inputted sequentially. Address and data are all inputted with MSB first.

“0” inputs from the rise of CS to the start bit input are all ignored. Therefore, when there is limitation in the bit width of PIO of the microcontroller, input “0” before the start bit input, to control the bit width.

Command Mode

ORG=H or OPEN

Command	Start Bit	Ope Code	Address	Data	Required Clocks(n)
			BR93G66-3 MSB of Address(Am) is A7	MSB of Data(Dx) is D15	
Read (READ) ⁽¹⁾	1	10	A7,A6,A5,A4,A3,A2,A1,A0	D15 to D0(READ DATA)	BR93G66-3:n=27
Write Enable (WEN)	1	00	1 1 * * * * *		BR93G66-3:n=11
Write Disable (WDS)	1	00	0 0 * * * * *		
Write (WRITE) ⁽²⁾	1	01	A7,A6,A5,A4,A3,A2,A1,A0	D15 to D0(WRITE DATA)	BR93G66-3:n=27
Write All (WRAL) ⁽²⁾	1	00	0 1 * * * * *	D15 to D0(WRITE DATA)	
Erase (ERASE)	1	11	A7,A6,A5,A4,A3,A2,A1,A0		BR93G66-3:n=11
Erase All (ERAL)	1	00	1 0 * * * * *		

ORG=L

Command	Start Bit	Ope Code	Address	Data	Required Clocks(n)
			BR93G66-3 MSB of Address(Am) is A8	MSB of Data(Dx) is D7	
Read (READ) ⁽¹⁾	1	10	A8,A7,A6,A5,A4,A3,A2,A1,A0	D7 to D0(READ DATA)	BR93G66-3:n=20
Write Enable (WEN)	1	00	1 1 * * * * *		BR93G66-3:n=12
Write Disable (WDS)	1	00	0 0 * * * * *		
Write (WRITE) ⁽²⁾	1	01	A8,A7,A6,A5,A4,A3,A2,A1,A0	D7 to D0(WRITE DATA)	BR93G66-3:n=20
Write All (WRAL) ⁽²⁾	1	00	0 1 * * * * *	D7 to D0(WRITE DATA)	
Erase (ERASE)	1	11	A8,A7,A6,A5,A4,A3,A2,A1,A0		BR93G66-3:n=12
Erase All (ERAL)	1	00	1 0 * * * * *		

• Input the address and the data in MSB first manners.

• As for *, input either “1” or “0” .

*Start bit

Acceptance of all the commands of this IC starts at recognition of the start bit.
The start bit means the first “1” input after the rise of CS.

- (1) As for read, by continuous SK clock input after setting the read command, data output of the set address starts, and address data in significant order are sequentially output continuously. (Auto increment function)
- (2) For write or write all commands, an internal erase or erase all is included and no separate erase or erase all is needed before write or write all command.

Timing Chart

1. Read Cycle (READ)




Figure 35. Read Cycle

- (1) When the READ command is received, data is clocked out to DO synchronously with the rising edge of SK. A "0" (dummy bit) is output first in sync with the address bit A0. Then follows the 16-bit data from the selected address MSB first.

This IC has an Address Auto Increment function that is available only for READ command. After the first 16-bit data has been output to DO and CS is kept High, a continuous SK clock input causes the address to increment automatically and the IC outputs a stream of successive data from consecutive addresses.

2. Write Cycle (WRITE)




Figure 36. Write Cycle

- (1) In this command, input 16bit or 8bit data are written to designated addresses (Am to A0). The actual write starts by the fall of CS of DO taken SK clock.
When STATUS is not detected (CS=low fixed), make sure Max 5ms time is in conforming with t_{EW} .
When STATUS is detected (CS=high), all commands are not accepted for areas where low ($\overline{\text{BUSY}}$) is output from DO, therefore, do not input any command.

3. Write All Cycle (WRAL)




Figure 37. Write All Cycle

- (1) In this command, input 16bit or 8bit data is written simultaneously to all addresses. Data is not written continuously per one word but is written in bulk, the write time is only Max 5ms in conformity with t_{EW} .
In WRAL, STATUS can be detected in the same manner as in WRITE command.

4. Write Enable (WEN) / Disable (WDS) Cycle




Figure 38. Write Enable (WEN) / Disable (WDS) Cycle

- (1) At power on, this IC is in write disable status by the internal RESET circuit. Before executing the write command, it is necessary to execute the write enable command. And, once this command is executed, it is valid until the write disable command is executed or the power is turned off. However, the read command is valid irrespective of write enable / disable command. Input to SK after 6 clocks of this command is available by either "1" or "0", but be sure to input it.
- (2) When the write enable command is executed after power on, write enable status gets in. When the write disable command is executed, the IC gets in write disable status as same as at power on, and then the write command is canceled thereafter in software manner. However, the read command is executable. In write enable status, even when the write command is input by fault, write is started. To prevent such error, it is recommended to execute the write disable command after completion of write.

5. Erase Cycle (ERASE)




Figure 39. Erase Cycle

- (1) In this command, data of the designated address is made into "1". The data of the designated address becomes "FFFFh or FFh".
Actual ERASE starts at the fall of CS after the fall of A0 taken SK clock.
In ERASE, STATUS can be detected in the same manner as in WRITE command.

6. Erase All Cycle (ERAL)





Figure 40. Erase All Cycle

- (1) In this command, data of all addresses is made into "1". Data of all addresses becomes "FFFFh or FFh".
Actual ERASE starts at the fall of CS after the fall of the n-th clock from the start bit input.
In ERAL, STATUS can be detected in the same manner as in WRAL command.

Application

1. Method to cancel each command


(1) READ



(1) For the meaning of m,x, please see tables of Command Mode in Page15

Figure 41. READ Cancel Available Timing

(2) WRITE,WRAL




(1) For the meaning of m,n,x, please see tables of Command Mode in Page15

- a: From start bit to the clock rise of D0 taken
Cancel by CS=low
- b: When taken after the clock rise of D0.
Cancellation will be no longer possible.
- c: n+1 clock rise and after
Cancel by CS=low
However, when write is started in b area (CS is ended), cancellation is not available by any means.
And when SK clock is output continuously cancel function is not available.

- Note 1) If Vcc is turned OFF in this area, designated address data is not guaranteed, therefore, it is recommended to execute WRITE once again.
- Note 2) If CS is started at the same timing as that of the SK rise, write execution/cancel becomes uncertain. Therefore, it is recommended to set CS to low in SK=low area. As for SK fall, recommended timing is t_{CSS}/t_{CSH} or higher.

Figure 42. WRITE, WRAL Cancel Available Timing

(3) ERASE, ERAL



(1) For the meaning of m,n, please see tables of Command Mode in Page15

- a: From start bit to clock rise of A0 taken
Cancel by CS=low
- b: Clock rise of A0 taken
Cancellation is not available by any means.
- c: n+1 clock rise and after
Cancel by CS=low
However, when write is started in b area (CS is ended), cancellation is not available by any means.
And when SK clock is output continuously cancel function is not available.

- Note 1) If Vcc is turned OFF in this area, designated address data is not guaranteed, therefore, it is recommended to execute WRITE once again.
- Note 2) If CS is started at the same timing as that of the SK rise, write execution/cancel becomes unstable, therefore, it is recommended to fall in SK=low area. As for SK fall, recommended timing is t_{CSS}/t_{CSH} or higher.

Figure 43. ERASE, ERAL Cancel Available Timing

2. At Standby

When CS is low and ORG is high or OPEN, even if SK,DI, DO are low, high or with middle electric potential, current does not exceed I_{SB1} Max

When CS is low, even if SK,DI, DO and ORG are low, high or with middle electric potential, current does not exceed I_{SB2} Max

3. I/O Peripheral Circuit

(1) Pull Down CS.

By making CS=low at power ON/OFF, wrong operation and write error are prevented.

(a) Pull Down Resistance R_{CS} of CS Pin

To prevent wrong operation and write error at power ON/OFF, CS pull down resistor is necessary. Select an appropriate resistor value from microcontroller V_{OH} , I_{OH} , and V_{IL} characteristics of this IC.




Figure 44. CS Pull Down Resistance

$$R_{CS} \geq \frac{V_{OHM}}{I_{OHM}} \quad \dots \textcircled{1}$$

$$V_{OHM} \geq V_{IHE} \quad \dots \textcircled{2}$$

Example) When $V_{CC} = 5V$, $V_{IHE} = 2V$, $V_{OHM} = 2.4V$, $I_{OHM} = 2mA$, from the equation $\textcircled{1}$,

$$R_{CS} \geq \frac{2.4}{2 \times 10^{-3}}$$

$$\therefore R_{CS} \geq 1.2 \text{ [k}\Omega\text{]}$$

With the value of R_{pd} to satisfy the above equation, V_{OHM} becomes 2.4V or higher, and V_{IHE} (=2.0V), the equation $\textcircled{2}$ is also satisfied.

- V_{IHE} : EEPROM VIH specifications
- V_{OHM} : Microcontroller V_{OH} specifications
- I_{OHM} : Microcontroller I_{OH} specifications

(2) DO is available in both pull up and pull down.

DO output always is High-Z except in READY / BUSY STATUS and data output in read command.

When malfunction occurs at High-Z input of the microcontroller port connected to DO, it is necessary to pull down and pull up DO. When there is no influence upon the microcontroller operations, DO may be left OPEN.

If DO is OPEN during transition of output from BUSY to READY status, and at an instance where CS=high, SK=high, DI=high, EEPROM recognizes this as a start bit, resets READY output, and sets DO=High-Z. Therefore, READY signal cannot be detected. To avoid such output, pull up DO pin for improvement.




Figure 45. READY Output Timing at DO=OPEN

- (a) Pull Up Resistance R_{PU} and Pull Down Resistance R_{PD} of DO pin
As for pull up and pull down resistance value, select an appropriate resistor value from microcontroller V_{IH} , V_{IL} , and V_{OH} , I_{OH} , V_{OL} , I_{OL} characteristics of this IC.




Figure 46. DO Pull Up Resistance

$$R_{pu} \geq \frac{V_{CC} - V_{OLE}}{I_{OLE}} \quad \dots \quad \textcircled{3}$$

$$V_{OLE} \leq V_{ILM} \quad \dots \quad \textcircled{4}$$

Example) When $V_{CC} = 5V$, $V_{OLE} = 0.4V$, $I_{OLE} = 2.1mA$, $V_{ILM} = 0.8V$, from the equation $\textcircled{3}$,

$$R_{pu} \geq \frac{5 - 0.4}{2.1 \times 10^{-3}}$$

$$\therefore R_{pu} \geq 2.2 \text{ [k}\Omega\text{]}$$

With the value of R_{pu} to satisfy the above equation, V_{OLE} becomes 0.4V or below, and with $V_{ILM} (= 0.8V)$, the equation $\textcircled{4}$ is also satisfied.

- V_{OLE} : EEPROM V_{OL} specifications
- I_{OLE} : EEPROM I_{OL} specifications
- V_{ILM} : Microcontroller V_{IL} specifications




Figure 47. DO Pull Down Resistance

$$R_{pd} \geq \frac{V_{OHE}}{I_{OHE}} \quad \dots \quad \textcircled{5}$$

$$V_{OHE} \geq V_{IHM} \quad \dots \quad \textcircled{6}$$

Example) When $V_{CC} = 5V$, $V_{OHE} = V_{CC} - 0.2V$, $I_{OHE} = 0.1mA$, $V_{IHM} = V_{CC} \times 0.7V$ from the equation $\textcircled{5}$,

$$R_{pd} \geq \frac{5 - 0.2}{0.1 \times 10^{-3}}$$

$$\therefore R_{pd} \geq 48 \text{ [k}\Omega\text{]}$$

With the value of R_{pd} to satisfy the above equation, V_{OHE} becomes 2.4V or below, and with $V_{IHM} (= 3.5V)$, the equation $\textcircled{6}$ is also satisfied.

- V_{OHE} : EEPROM V_{OH} specifications
- I_{OHE} : EEPROM I_{OH} specifications
- V_{IHM} : Microcontroller V_{IH} specifications

- (b) $\overline{\text{READY}} / \overline{\text{BUSY}}$ STATUS display (DO terminal)

This display outputs the internal STATUS signal. When CS is started after t_{CS} from CS fall after write command input, high or low is output.


$\overline{\text{R/B}}$ display = low ($\overline{\text{BUSY}}$) = write under execution

(DO STATUS) After the timer circuit in the IC works and creates the period of t_{EW} , this timer circuit completes automatically. And the memory cell is written in the period of t_{EW} , and during this period, other command is not accepted.

$\overline{\text{R/B}}$ display = high (READY) = command wait STATUS

(DO STATUS) After t_{EW} (Max5ms) the following command is accepted. Therefore, CS=high in the period of t_{EW} , and If signals are input in SK, DI, malfunction may occur, therefore, DI=low in the area CS=high. (Especially, in the case of shared input port, attention is required.)

*Do not input any command while STATUS signal is active. Command input in $\overline{\text{BUSY}}$ area is cancelled, but command input in READY area is accepted. Therefore, STATUS READY output is cancelled, and malfunction and write error may occur.

Figure 48. $\overline{\text{READY}} / \overline{\text{BUSY}}$ STATUS Output Timing Chart

4. When Directly Connect DI and DO

This IC has independent input terminal DI and output terminal DO, wherein signals are handled separately on timing chart. But by inserting a resistance R between these DI and DO terminals, it is possible to carry out control by a single control line.




Figure 49. DI, DO Control Line Common Connection

Data collision of microcontroller DI/O output and DO output and feedback of DO output to DI input of EEPROM. Drive from the microcontroller DI/O output to DI input of EEPROM on I/O timing, and output signal from DO output of EEPROM occur at the same time in the following points.

(1) 1 Clock Cycle to take in A0 Address Data at Read Command

Dummy bit "0" is output to DO terminal.

→When address data A0 = "1" input, through current route occurs.




Figure 50. Collision Timing at Read Data Output at DI, DO Direct Connection

(2) Timing of CS = high after write command. DO terminal in READY / BUSY function output.

When the next start bit input is recognized, High-Z gets in.

→Especially, at command input after write, when CS input is started with microcontroller DI/O output low, READY output high is output from DO terminal, and through current route occurs.

Feedback input at timing of these (1) and (2) does not cause disorder in basic operations, if resistance R is inserted.




Figure 51. Collision Timing at DI, DO Direct Connection

Note) As for the case (2), attention must be paid to the following.

When STATUS READY is active, DO and DI are shared, DI=high and the microcontroller DI/O=High-Z or the microcontroller DI/O=high,if SK clock is input, DO output is input to DI and is recognized as a start bit, and malfunction may occur. As a method to avoid malfunction, at STATUS READY output, set SK=low, or start CS within 4 clocks after high of READY signal is output.




Figure.52 Start Bit Input Timing at DI, DO Direct Connection


Selection of Resistance Value R

The resistance R becomes a short-circuit current limiting resistance during signal conflicts and it does not affect the basic operations of the device. When short-circuit current flows, glitches in the power source lines may be produced. Determine the maximum transient current in the power lines wherein glitches are not produced. Select the value of resistance R that will satisfy the EEPROM input level V_{IH}/V_{IL} , even under the influence of voltage fluctuations resulting from short-circuit current and so forth. Assuming the allowable short-circuit current defined as I, the following relation should be satisfied.

(3) Address Data A0 = "1" input, dummy bit "0" Output Timing

(When microcontroller DI/O output is high, EEPROM DO outputs low, and high is input to DI)

- Make the through current to EEPROM 10mA or below.
- See to it that the level V_{IH} of EEPROM should satisfy the following.



Conditions

$$V_{IHE} \leq I_{OHM} \times R + V_{OLE}$$

At this moment, if $V_{OLE}=0V$,

$$V_{IHE} \leq I_{OHM} \times R$$

$$\therefore R \geq \frac{V_{IHE}}{I_{OHM}} \quad \dots \textcircled{7}$$


- V_{IHE} : EEPROM V_{IH} specifications
- V_{OLE} : EEPROM V_{OL} specifications
- I_{OHM} : Microcontroller I_{OH} specifications

Figure 53. Circuit at DI, DO Direct Connection (Microcontroller DI/O high output, EEPROM low output)

(4) DO STATUS READY Output Timing

(When the microcontroller DI/O is low, EEPROM DO output high, and low is input to DI)

- Set the EEPROM input level V_{IL} so as to satisfy the following.



Conditions

$$V_{ILE} \geq V_{OHE} - I_{OLM} \times R$$

As this moment, $V_{OHE}=V_{CC}$

$$V_{ILE} \geq V_{CC} - I_{OLM} \times R$$

$$\therefore R \geq \frac{V_{CC} - V_{ILE}}{I_{OLM}} \quad \dots \textcircled{8}$$

- V_{ILE} : EEPROM V_{IL} specifications
- V_{OHE} : EEPROM V_{OH} specifications
- I_{OLM} : Microcontroller I_{OL} specifications

Example) When $V_{CC}=5V$, $V_{OHM}=5V$, $I_{OHM}=0.4mA$, $V_{OLM}=5V$, $I_{OLM}=0.4mA$,

From the equation ⑦,

$$R \geq \frac{V_{IHE}}{I_{OHM}}$$

$$R \geq \frac{3.5}{0.4 \times 10^{-3}}$$

$$\therefore R \geq 8.75 \text{ [k}\Omega\text{]} \quad \dots \textcircled{9}$$

From the equation ⑧,

$$R \geq \frac{V_{CC} - V_{ILE}}{I_{OLM}}$$

$$R \geq \frac{5 - 1.5}{2.1 \times 10^{-3}}$$

$$\therefore R \geq 1.67 \text{ [k}\Omega\text{]} \quad \dots \textcircled{10}$$

Therefore, from the equations ⑨ and ⑩,

$$\therefore R \geq 8.75 \text{ [k}\Omega\text{]}$$

Figure 54. Circuit at DI, DO Direct Connection (Microcontroller DI/O low output, EEPROM high output)

5. I/O Equivalence Circuit




Figure 55. Output Circuit (DO)




Figure 56. Input Circuit (CS)




Figure 57. Input Circuit (DI)




Figure 58. Input Circuit (SK)

6. Power-Up/Down Conditions

(1) At power ON/OFF, set CS low.

When CS is high, this IC gets in input accept status (active). At power ON, set CS low to prevent malfunction and write error from noise (When CS is in low status, all inputs are cancelled.). At power decline, low power status may prevail.

Therefore, at power OFF, set CS low to prevent malfunction from noise.




Figure 59. Timing at Power ON/OFF

(Bad example) CS pin is pulled up to VCC

When IC is turned ON while CS is high, EEPROM malfunction write error may occur due to noise and the likes.

It's also possible to happen even when CS input is High-Z.

(Good example) It is low at power ON/OFF.

Set 10ms or longer to recharge at power OFF.


When power is turned on without observing this condition, IC internal circuit may not be reset, which please note.

(2) POR Circuit

This IC has a POR (Power On Reset) circuit as a write error countermeasure. After POR operation, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. However, if CS is high at power ON/OFF, it may become write enable status owing to noises and the likes. For secure operations, observe the following conditions.

(a) Set CS=low

(b) Turn on power so as to satisfy the recommended conditions of t_R , t_{OFF} , V_{bot} for POR circuit operation.



Recommended conditions of t_R , t_{OFF} , V_{bot}

t_R	t_{OFF}	V_{bot}
10ms or below	10ms or higher	0.3V or below
100ms or below	10ms or higher	0.2V or below

Figure 60. Rise Waveform Diagram

(3) LVCC Circuit

LVCC (Vcc-Lockout) circuit prevents data rewrite operation at low power, and prevents wrong write.

At LVCC voltage (Typ=1.2V) or below, it prevents data rewrite .

7. Noise Countermeasures

(1) VCC Noise (Bypass Capacitor)

When noise or surge gets in the power source line, malfunction may occur. Therefore, in removing these, it is recommended to connect a bypass capacitor (0.1 μ F) between IC VCC and GND. At that moment, connect the capacitor as close to IC as possible. And, it is also recommended to connect a bypass capacitor between board VCC and GND.

(2) SK Noise

When the rise time of SK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SK input. The hysteresis width of this circuit is set about 0.2V, if noises exist at SK input, set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time of SK 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

Operational Notes

1. Described numeric values and data are design representative values only, and the values are not guaranteed.
2. We believe that application circuit examples are recommendable. However, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our IC.
3. Absolute maximum ratings
If the absolute maximum ratings such as supply voltage and operating temperature and so forth are exceeded, LSI may be destroyed. Do not supply voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be supplied to LSI.
4. GND electric potential
Set the voltage of GND terminal lowest at any operating condition. Make sure that each terminal voltage is not lower than that of GND terminal at any time, even during transient condition.
5. Thermal design
Use a thermal design that allows for a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions.
6. Short between pins and mounting errors
Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.
7. Operating the IC in the presence of strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

Part Numbering

B	R	9	3	G	6	6	x	x	x	-	3	x	x	x	x
BUS type 93: MicroWire															
Operating temperature / Operating Voltage -40°C to +85°C/ 1.7V to 5.5V															
Capacity 66=4K															
Package Blank :DIP-T8*1 F :SOP8 FJ :SOP-J8 FV :SSOP-B8 FVT :TSSOP-B8 FVJ :TSSOP-B8J FVM :MSOP8 NUX :VSON008X2030															
Process Code															
Pin Assignment Blank: Pin1 to 8: CS, SK, DI, DO, GND, ORG, DU, VCC respectively A : Pin1 to 8: CS, SK, DI, DO, GND, NC, DU, VCC respectively B : Pin1 to 8: DU, VCC, CS, SK, DI, DO, GND, NC respectively															
G : Halogen free Blank: Not Halogen free As an exception, VSON008X2030 package will be Halogen free with "Blank"															
T : 100% Sn Blank: 100% Sn															

Packaging and Forming Specification

E2 : Embossed tape and reel
 (SOP8,SOP-J8, SSOP-B8,TSSOP-B8, TSSOP-B8J)
 TR : Embossed tape and reel
 (MSOP8, VSON008X2030)
 Blank : Tube
 (DIP-T8*1)


*1 Not Recommended for New Designs.

Orderable Part Number	Package		Remark		
	Type	Quantity			
BR93G66	-3	DIP-T8*1	Tube of 2000	Not Halogen free	100% Sn
BR93G66F	-3GTE2	SOP8	Reel of 2500	Halogen free	100% Sn
BR93G66FJ	-3GTE2	SOP-J8	Reel of 2500	Halogen free	100% Sn
BR93G66FV	-3GTE2	SSOP-B8	Reel of 2500	Halogen free	100% Sn
BR93G66FVT	-3GE2	TSSOP-B8	Reel of 3000	Halogen free	100% Sn
BR93G66FVJ	-3GTE2	TSSOP-B8J	Reel of 2500	Halogen free	100% Sn
BR93G66FVM	-3GTTR	MSOP8	Reel of 3000	Halogen free	100% Sn
BR93G66NUX	-3TTR	VSON008X2030	Reel of 4000	Halogen free	100% Sn

*1 Not Recommended for New Designs.


Physical Dimensions Tape and Reel Information

DIP-T8




<Tape and Reel information>

Container	Tape
Quantity	2000 pcs
Direction of feed	Direction of products is fixed in a container tube




*Order quantity needs to be multiple of the minimum quantity.

Physical Dimension and Packing Information




Physical Dimension and Packing Information



Physical Dimension and Packing Information


Package Name	SSOP-B8
--------------	---------



PKG:SSOP-B8
Drawing No. EX151-5002


<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)




Physical Dimension and Packing Information

Package Name	TSSOP-B8J
--------------	-----------




<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)




Physical Dimension and Packing Information

Package Name	MSOP8
--------------	-------




<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	3000pcs
Direction of feed	TR (The direction is the 1pin of product is at the upper right when you hold reel on the left hand and you pull out the tape on the right hand)



Physical Dimension and Packing Information


Package Name	VSON008X2030
--------------	--------------











(UNIT : mm)
 PKG : VSON008X2030
 Drawing No. EX187-5001

<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	4000pcs
Direction of feed	TR (The direction is the 1pin of product is at the upper right when you hold reel on the left hand and you pull out the tape on the right hand)



Marking Diagrams



Revision History

Date	Revision	Changes
27.Aug.2012	001	New Release
27.Feb.2013	002	Update some English words, sentences' descriptions, grammar and formatting. Delete "Status of this document" in page 25. Delete "Lineup" after "Part numbering " in page26.
15.Jun.2016	003	Add Halogen free and 100% Sn information to page 26. Add Part Number list to page 26.
11.Jun.2019	004	Added watermarks and words for Not Recommended New Designs category product. Changed a format of "Physical Dimension and Packing Information".

Notice

Precaution on using ROHM Products

- Our Products are designed and manufactured for application in ordinary electronic equipment (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

- ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - Installation of protection circuits or other protective devices to improve system safety
 - Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
 - Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - Sealing or coating our Products with resin or other coating materials
 - Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.) ; or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - Use of the Products in places subject to dew condensation
- The Products are not subject to radiation-proof design.
- Please verify and confirm characteristics of the final or mounted products in using the Products.
- In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution



1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View BR93G66FJ-3GTE2 on WIN SOURCE](#)
-  [Rohm Semiconductor](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management