



**THE DATASHEET OF  
ADV7513BSWZ**





**TABLE OF CONTENTS**

Features .....	1	Absolute Maximum Ratings .....	5
Applications.....	1	Explanation of Test Levels.....	5
Functional Block Diagram .....	1	ESD Caution.....	5
General Description .....	1	Pin Configuration and Function Descriptions.....	6
Revision History .....	2	Applications Information .....	8
Specifications.....	3	Design Resources .....	8
Electrical Specifications.....	3	Outline Dimensions .....	9
		Ordering Guide .....	9

**REVISION HISTORY**

<b>5/14—Rev. A to Rev. B</b>	
Change to Design Resources Section.....	8
Changes to Ordering Guide .....	9
<b>1/13—Rev. 0 to Rev. A</b>	
Updated Outline Dimensions .....	9
Changes to Ordering Guide .....	9
<b>11/11—Revision 0: Initial Version</b>	

## SPECIFICATIONS

### ELECTRICAL SPECIFICATIONS

Table 1.

Parameter	Symbol	Temp	Test Level <sup>1</sup>	Min	Typ	Max	Unit
<b>DIGITAL INPUTS</b>							
Data Inputs, Video and Audio, CEC_CLK							
Input Voltage, High	V <sub>IH</sub>	Full	VI	1.35		3.5	V
Input Voltage, Low	V <sub>IL</sub>	Full	VI	-0.3		+0.7	V
Input Capacitance		25°C	VIII		1.0	1.5	pF
CEC_CLK Frequency <sup>2</sup>		Full	VIII	3	12	100	MHz
CEC_CLK Accuracy		Full	VIII	-2		+2	%
<b>DDC I<sup>2</sup>C Lines (DDCSDA, DDCSCL)</b>							
Input Voltage, High	V <sub>IH</sub>	Full	IV	1.4		5.5	V
Input Voltage, Low	V <sub>IL</sub>	Full	IV	-0.3		+0.7	V
<b>I<sup>2</sup>C Lines (SDA, SCL)</b>							
Input Voltage, High	V <sub>IH</sub>	Full	VI	1.4		5.5	V
Input Voltage, Low	V <sub>IL</sub>	Full	VI	-0.3		+0.7	V
<b>CEC Pin</b>							
Input Voltage, High	V <sub>IH</sub>	Full	VI	2.0		5.5	V
Input Voltage, Low	V <sub>IL</sub>	Full	VI	-0.3		+0.8	V
Output Voltage, High	V <sub>OH</sub>	Full	VI	2.5		3.63	V
Output Voltage, Low	V <sub>OL</sub>	Full	VI	-0.3		+0.6	V
<b>HPD Pin</b>							
Input Voltage, High	V <sub>IH</sub>	Full	VI	1.3		5.5	V
Input Voltage, Low	V <sub>IL</sub>	Full	VI	-0.3		+0.8	V
<b>THERMAL CHARACTERISTICS</b>							
Thermal Resistance							
Junction-to-Case	θ <sub>JC</sub>	Full	V		20		°C/W
Junction-to-Ambient	θ <sub>JA</sub>	Full	V		43		°C/W
Ambient Temperature		Full	V	-25	+25	+85	°C
<b>DC SPECIFICATIONS</b>							
Input Leakage Current	I <sub>IL</sub>	25°C	VI	-1		+1	μA
<b>POWER SUPPLY</b>							
1.8 V Supply Voltage (DVDD, AVDD, PVDD, BGVDD)		Full	IV	1.71	1.8	1.90	V
3.3 V Supply Voltage (DVDD_3V)		Full	IV	3.15	3.3	3.45	V
Power-Down Current		25°C	IV			300	μA
Transmitter Total Power <sup>3</sup>							
At 1.8 V		Full	VI			256	mW
At 3.3 V		Full	VI			1	mW
<b>AC SPECIFICATIONS</b>							
TMDS Output Clock Frequency		25°C	IV	20		165	MHz
TMDS Output Clock Duty Cycle		25°C	IV	48		52	%
Input Video Clock Frequency		Full	IV			165	MHz
Input Video Data Setup Time <sup>4</sup>	t <sub>VSU</sub>	Full	IV	1.8			ns
Input Video Data Hold Time <sup>4</sup>	t <sub>VHLD</sub>	Full	IV	1.3			ns
TMDS Differential Swing		25°C	VII	800	1100	1200	mV
<b>Differential Output Timing</b>							
Low-to-High Transition Time		25°C	VII	75	95		ps
High-to-Low Transition Time		25°C	VII	75	95		ps
VSYNC and HSYNC Delay							
From DE Falling Edge		25°C	IV		1		UI <sup>5</sup>

Parameter	Symbol	Temp	Test Level <sup>1</sup>	Min	Typ	Max	Unit
To DE Rising Edge		25°C	IV		1		UI <sup>5</sup>
<b>AUDIO AC TIMING</b>							
SCLK Duty Cycle							
N/2 Is an Even Number		Full	IV	40	50	60	%
N/2 Is an Odd Number		Full	IV	49	50	51	%
I2S[3:0], S/PDIF Setup Time	t <sub>ASU</sub>	Full	IV	2			ns
I2S[3:0], S/PDIF Hold Time	t <sub>AHLD</sub>	Full	IV	2			ns
LRCLK Setup Time	t <sub>ASU</sub>	Full	IV	2			ns
LRCLK Hold Time	t <sub>AHLD</sub>	Full	IV	2			ns
<b>I<sup>2</sup>C INTERFACE</b>							
SCL Clock Frequency		Full				400	kHz
SDA Setup Time	t <sub>DSU</sub>	Full		100			ns
SDA Hold Time	t <sub>DHO</sub>	Full		100			ns
Setup Time for Start Condition	t <sub>STASU</sub>	Full		0.6			μs
Hold Time for Start Condition	t <sub>STAH</sub>	Full		0.6			μs
Setup Time for Stop Condition	t <sub>STOSU</sub>	Full		0.6			μs

<sup>1</sup> See the Explanation of Test Levels section.

<sup>2</sup> 12 MHz crystal oscillator for default register settings.

<sup>3</sup> 1080p, 24-bit typical random pattern.

<sup>4</sup> The video data setup and hold times are measured at 0.9 V. The relationship between the clock and data is programmable in 400 ps steps.

<sup>5</sup> UI is the unit interval.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Digital Inputs (SDA, SCL, DDCSDA, DDCSCL, HPD, PD)	-0.3 V to +5.5 V
Audio/Video Digital Inputs (D[23:0], MCLK, CLK, LRCLK, CEC, CEC_CLK, SPDIF, I2S[3:0], SCLK, HSYNC, DE, VSYNC)	-0.3 V to +3.63 V
Digital Output Current	20 mA
Operating Temperature Range	-40°C to +100°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	150°C
Maximum Case Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## EXPLANATION OF TEST LEVELS


- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing.
- VII. Limits defined by HDMI specification; guaranteed by design and characterization testing.
- VIII. Parameter is guaranteed by design.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**NOTES**  
 1. THE EXPOSED PAD IS THE ELECTRICAL GROUND FOR THE PART AND MUST BE SOLDERED TO THE PCB.

Figure 2. Pin Configuration

10025-002

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Type	Description
1, 11, 31, 51	DVDD	Power	1.8 V Power Supply. These pins should be filtered and as quiet as possible.
2	VSYNC	Input	Vertical Synchronization Input.
3	SPDIF	Input	S/PDIF (Sony/Philips Digital Interface) Audio Input.
4	MCLK	Input	Audio Reference Clock Input.
5	I2S0	Input	I <sup>2</sup> S Channel 0 Audio Data Input.
6	I2S1	Input	I <sup>2</sup> S Channel 1 Audio Data Input.
7	I2S2	Input	I <sup>2</sup> S Channel 2 Audio Data Input.
8	I2S3	Input	I <sup>2</sup> S Channel 3 Audio Data Input.
9	SCLK	Input	I <sup>2</sup> S Audio Clock Input.
10	LRCLK	Input	Left/Right Channel Signal Input.
12	PVDD	Power	1.8 V PLL Power Supply.
13	BGVDD	Power	1.8 V Band Gap Power Supply.
14	R_EXT	Input	This pin sets the internal reference currents.
15, 19, 25	AVDD	Power	1.8 V Power Supply for TMDS Outputs.
16	HPD	Input	Hot Plug Detect Signal Input.
17, 18	TXC-, TXC+	Differential output	Differential TMDS Clock Output.
20, 21	TX0-, TX0+	Differential output	Differential TMDS Output Channel 0.
22	PD	Input	Power-Down Control and I <sup>2</sup> C Address Selection.
23, 24	TX1-, TX1+	Differential output	Differential TMDS Output Channel 1.
26, 27	TX2-, TX2+	Differential output	Differential TMDS Output Channel 2.

Pin No.	Mnemonic	Type	Description
28	INT	Output	Interrupt Signal Output.
29	DVDD_3V	Power	3.3 V Power Supply.
30	CEC	Input/output	CEC Data Signal.
32	CEC_CLK	Input	CEC Clock (Oscillator from 3 MHz to 100 MHz).
33	DDCSCL	Control	Serial Port Data Clock to Sink.
34	DDCSDA	Control	Serial Port Data Input/Output to Sink.
35	SCL	Control	Serial Port Data Clock Input.
36	SDA	Control	Serial Port Data Input/Output.
37 to 50, 52, 54 to 62	D[23:0]	Input	Video Data Inputs.
53	CLK	Input	Video Input Clock.
63	DE	Input	Data Enable Signal for Digital Video.
64	HSYNC	Input	Horizontal Synchronization Input.
	EPAD	Power	The exposed pad is the electrical ground for the part and must be soldered to the PCB.

## APPLICATIONS INFORMATION

### DESIGN RESOURCES

Evaluation kits, reference design schematics, hardware and software guides, and other support documentation are available under a nondisclosure agreement (NDA). For more information, contact your local Analog Devices, Inc., sales office at [www.analog.com/sales](http://www.analog.com/sales).

Other references include the following:

- *EIA/CEA-861-E*—this technical specification document describes audio and video InfoFrames, as well as the E-EDID structure for HDMI. It is available from the Consumer Electronics Association (CEA).
- *High-Definition Multimedia Interface Specification Version 1.4*, a defining document for HDMI v1.4, and the *HDMI Compliance Test Specification (CTS) Version 1.3a* are available from HDMI Licensing, LLC.
- *High-Bandwidth Digital Content Protection System Revision 1.4*, the defining technical specification document for HDCP Revision 1.4, is available from Digital Content Protection, LLC.

# OUTLINE DIMENSIONS




Figure 3. 64-Lead Low Profile Quad Flat Package [LQFP\_EP] (SW-64-2)  
Dimensions shown in millimeters

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADV7513BSWZ	-25°C to +85°C	64-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP_EP]	SW-64-2

<sup>1</sup> Z = RoHS Compliant Part.

**NOTES**

**NOTES**

**NOTES**

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

HDMI, the HDMI Logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC in the United States and other countries.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View ADV7513BSWZ on WIN SOURCE](#)

 [Analog Devices Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management