




THE DATASHEET OF VN5E025MJTR-E



Single channel high side driver with analog current sense for automotive applications

Datasheet - production data



- Load current limitation
- Self limiting of fast thermal transients
- Protection against loss of ground and loss of V_{CC}
- Overtemperature shutdown with auto restart (thermal shutdown)
- Reverse battery protected
- Electrostatic discharge protection

Features

Max supply voltage	V_{CC}	41 V
Operating voltage range	V_{CC}	4.5 to 28 V
Max on-state resistance	R_{ON}	25 m Ω
Current limitation (typ)	I_{LIMH}	60 A
Off-state supply current	I_S	2 $\mu A^{(1)}$

1. Typical value with all loads connected.

- General
 - Inrush current active management by power limitation
 - Very low standby current
 - 3.0 V CMOS compatible inputs
 - Optimized electromagnetic emissions
 - Very low electromagnetic susceptibility
 - Compliant with European directive 2002/95/EC
 - Very low current sense leakage
- Diagnostic functions
 - Proportional load current sense
 - High current sense precision for wide currents range
 - Current sense disable
 - Overload and short to ground (power limitation) indication
 - Thermal shutdown indication
- Protections
 - Undervoltage shutdown
 - Overvoltage clamp

Applications

- All types of resistive, inductive and capacitive loads
- Suitable as LED driver

Description

The VN5E025MJ-E is a single channel high-side driver manufactured using ST proprietary VIPower™ M0-5 technology and housed in PowerSSO-12 package. The device is designed to drive 12 V automotive grounded loads and provides protection, diagnostics and easy 3 V and 5 V CMOS-compatible interface with any microcontroller.

The device integrates advanced protective functions such as load current limitation, inrush and overload active management by power limitation, overtemperature shut-off with auto-restart and over-voltage active clamp. A dedicated analog current sense pin is associated with every output channel in order to provide enhanced diagnostic functions including fast detection of overload and short-circuit to ground through power limitation indication and overtemperature indication.

The current sensing and diagnostic feedback of the whole device can be disabled by pulling the CS_DIS pin high to share the external sense resistor with similar devices

Contents

1	Block diagram and pin description	5
2	Electrical specifications	7
2.1	Absolute maximum ratings	7
2.2	Thermal data	8
2.3	Electrical characteristics	8
2.4	Waveforms	17
2.5	Electrical characteristics curves	19
3	Application information	22
3.1	GND protection network against reverse battery	22
3.1.1	Solution 1: resistor in the ground line (RGND only)	22
3.1.2	Solution 2: diode (D _{GND}) in the ground line	23
3.2	Load dump protection	23
3.3	MCU I/O protection	23
3.4	Current sense and diagnostic	23
3.5	Maximum demagnetization energy (VCC = 13.5V)	25
4	Package and PC board thermal data	26
4.1	PowerSSO-12 thermal data	26
5	Package and packing information	29
5.1	ECOPACK® packages	29
5.2	PowerSSO-12 mechanical data	29
5.3	Packing information	31
6	Order codes	32
7	Revision history	33

List of tables

Table 1.	Pin function	5
Table 2.	Suggested connections for unused and not connected pins	6
Table 3.	Absolute maximum ratings	7
Table 4.	Thermal data	8
Table 5.	Power section	8
Table 6.	Switching characteristics ($V_{CC}=13V$, $T_j=25^{\circ}C$)	9
Table 7.	Logic inputs	9
Table 8.	Protection and diagnostics	10
Table 9.	Current sense ($8 V < V_{CC} < 18 V$)	10
Table 10.	Truth table	15
Table 11.	Electrical transient requirements (part 1/3)	16
Table 12.	Electrical transient requirements (part 2/3)	16
Table 13.	Electrical transient requirements (part 3/3)	16
Table 14.	Thermal parameter	28
Table 15.	PowerSSO-12 mechanical data	30
Table 16.	Device summary	32
Table 17.	Document revision history	33

List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	Current sense delay characteristics	12
Figure 5.	Switching characteristics	12
Figure 6.	Output voltage drop limitation	12
Figure 7.	Delay response time between rising edge of output current and rising edge of current sense (CS enabled)	13
Figure 8.	I_{OUT} / I_{SENSE} vs I_{OUT}	14
Figure 9.	Maximum current sense ratio drift vs load current	14
Figure 10.	Normal operation	17
Figure 11.	Overload or short to GND	17
Figure 12.	Intermittent overload	18
Figure 13.	T_j evolution in overload or short to GND	18
Figure 14.	Off-state output current	19
Figure 15.	High level input current	19
Figure 16.	Input clamp level	19
Figure 17.	Input low level	19
Figure 18.	Input high level	19
Figure 19.	Input hysteresis voltage	19
Figure 20.	On-state resistance vs. T_{case}	20
Figure 21.	On-state resistance vs. VCC	20
Figure 22.	Undervoltage shutdown	20
Figure 23.	Turn-on voltage slope	20
Figure 24.	ILIMH vs T_{case}	20
Figure 25.	Turn-off voltage slope	20
Figure 26.	CS_DIS high level voltage	21
Figure 27.	CS_DIS clamp voltage	21
Figure 28.	CS_DIS low level voltage	21
Figure 29.	Application schematic	22
Figure 30.	Current sense and diagnostic	24
Figure 31.	Maximum turn-off current versus inductance	25
Figure 32.	PowerSSO-12 PC board	26
Figure 33.	$R_{thj-amb}$ vs PCB copper area in open box free air condition	26
Figure 34.	PowerSSO-12 thermal impedance junction ambient single pulse	27
Figure 35.	Thermal fitting model of a single channel HSD in PowerSSO-12	27
Figure 36.	PowerSSO-12 package dimensions	29
Figure 37.	PowerSSO-12 tube shipment (no suffix)	31
Figure 38.	PowerSSO-12 tape and reel shipment (suffix "TR")	31

1 Block diagram and pin description

Figure 1. Block diagram




Table 1. Pin function

Name	Function
V _{CC}	Battery connection.
OUTPUT	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
CURRENT SENSE	Analog current sense pin, delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin.

Figure 2. Configuration diagram (top view)





Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	Output	Input	CS_DIS
Floating	Not allowed	X	X	X	X
To ground	Through 1kΩ resistor	X	Through 22kΩ resistor	Through 10kΩ resistor	Through 10kΩ resistor

2 Electrical specifications

Figure 3. Current and voltage conventions



Note: $V_F = V_{OUT} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 3](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	41	V
$-V_{CC}$	Reverse DC supply voltage	0.3	V
$-I_{GND}$	DC reverse ground pin current	200	mA
I_{OUT}	DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	20	A
I_{IN}	DC input current	-1 to 10	mA
I_{CSD}	DC current sense disable input current	-1 to 10	mA
$-I_{CSENSE}$	DC reverse CS pin current	200	mA
V_{CSENSE}	Current sense maximum voltage	$V_{CC}-41$ $+V_{CC}$	V V
E_{MAX}	Maximum switching energy (single pulse) ($L = 0.8\text{mH}$; $R_L = 0\Omega$; $V_{bat} = 13.5\text{V}$; $T_{jstart} = 150^\circ\text{C}$; $I_{OUT} = I_{limL}(\text{Typ.})$)	140	mJ

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
V _{ESD}	Electrostatic discharge (Human Body Model: R = 1.5KΩ; C = 100pF)		
	– INPUT	4000	V
	– CURRENT SENSE	2000	V
	– CS_DIS	4000	V
	– OUTPUT	5000	V
	– V _{CC}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit
R _{thj-case}	Thermal resistance junction-case	1.4	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	See Figure 33	°C/W

2.3 Electrical characteristics

Values specified in this section are for 8V < V_{CC} < 28V; -40°C < T_j < 150°C, unless otherwise stated.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	28	V
V _{USD}	Undervoltage shutdown			3.5	4.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		V
R _{ON}	On-state resistance	I _{OUT} = 3A; T _j = 25°C			25	mΩ
		I _{OUT} = 3A; T _j = 150°C			50	mΩ
		I _{OUT} = 3A; V _{CC} = 5V; T _j = 25°C			35	mΩ
V _{clamp}	Clamp voltage	I _S = 20 mA	41	46	52	V
I _S	Supply current	Off-state; V _{CC} = 13V; T _j = 25°C; V _{IN} = V _{OUT} = V _{SENSE} = V _{CSD} = 0V		2 ⁽¹⁾	5 ⁽¹⁾	μA
		On-state; V _{CC} = 13V; V _{IN} = 5V; I _{OUT} = 0A		1.5	3	mA

Table 5. Power section (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{L(off1)}$	Off-state output current	$V_{IN} = V_{OUT} = 0V$; $V_{CC} = 13V$; $T_j = 25^\circ C$	0	0.01	3	μA
		$V_{IN} = V_{OUT} = 0V$; $V_{CC} = 13V$; $T_j = 125^\circ C$	0		5	μA
V_F	Output - V_{CC} diode voltage	$-I_{OUT} = 2A$; $T_j = 150^\circ C$			0.7	V

1. PowerMOS leakage included.

Table 6. Switching characteristics ($V_{CC}=13V$, $T_j=25^\circ C$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$R_L = 4.3\Omega$ (see Figure 5)	—	15	—	μs
$t_{d(off)}$	Turn-off delay time	$R_L = 4.3\Omega$ (see Figure 5)	—	40	—	μs
$(dV_{OUT}/dt)_{on}$	Turn-on voltage slope	$R_L = 4.3\Omega$	—	See Figure 23	—	V/ μs
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope	$R_L = 4.3\Omega$	—	See Figure 25	—	V/ μs
W_{ON}	Switching energy losses during t_{won}	$R_L = 4.3\Omega$ (see Figure 5)	—	0.4	—	mJ
W_{OFF}	Switching energy losses during t_{woff}	$R_L = 4.3\Omega$ (see Figure 5)	—	0.5	—	mJ

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input low level voltage				0.9	V
I_{IL}	Low level input current	$V_{IN} = 0.9V$	1			μA
V_{IH}	Input high level voltage		2.1			V
I_{IH}	High level input current	$V_{IN} = 2.1V$			10	μA
$V_{I(hyst)}$	Input hysteresis voltage		0.25			V
V_{ICL}	Input clamp voltage	$I_{IN} = 1mA$	5.5		7	V
		$I_{IN} = -1mA$		-0.7		V
V_{CSDL}	CS_DIS low level voltage				0.9	V
I_{CSDL}	Low level CS_DIS current	$V_{CSD} = 0.9V$	1			μA
V_{CSDH}	CS_DIS high level voltage		2.1			V
I_{CSDH}	High level CS_DIS current	$V_{CSD} = 2.1V$			10	μA
$V_{CSD(hyst)}$	CS_DIS hysteresis voltage		0.25			V
V_{CSCL}	CS_DIS clamp voltage	$I_{CSD} = 1mA$	5.5		7	V
		$I_{CSD} = -1mA$		-0.7		V

Table 8. Protection and diagnostics ⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I _{limH}	DC short circuit current	V _{CC} = 13V	43	60	85	A
		5V < V _{CC} < 28V			85	A
I _{limL}	Short circuit current during thermal cycling	V _{CC} = 13V; T _R < T _j < T _{TSD}		15		A
T _{TSD}	Shutdown temperature		150	175	200	°C
T _R	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of status		135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)			7		°C
V _{DEMAG}	Turn-off output voltage clamp	I _{OUT} = 2A; V _{IN} = 0; L = 6mH	V _{CC} -41	V _{CC} -46	V _{CC} -52	V
V _{ON}	Output voltage drop limitation	I _{OUT} = 0.1A T _j = -40°C...150°C (see Figure 6)		25		mV

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device operates under abnormal conditions this software must limit the duration and number of activation cycles.

Table 9. Current sense (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
K _{LED}	I _{OUT} /I _{SENSE}	I _{OUT} = 0.05A; V _{SENSE} = 0.5V; V _{CSD} = 0V; T _j = -40°C...150°C	1370	3180	4930	
K ₀	I _{OUT} /I _{SENSE}	I _{OUT} = 0.5A; V _{SENSE} = 0.5V; V _{CSD} = 0V; T _j = -40°C...150°C	1990	3050	4120	
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} = 2A; V _{SENSE} = 4V; V _{CSD} = 0V; T _j = -40°C...150°C	2100	2860	3840	
		T _j = 25°C...150°C	2220	2860	3500	
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 2A; V _{SENSE} = 4V; V _{CSD} = 0V; T _j = -40 °C to 150 °C	-10		10	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 3A; V _{SENSE} = 4V; V _{CSD} = 0V; T _j = -40°C...150°C	2300	2850	3520	
		T _j = 25°C...150°C	2420	2850	3300	
dK ₂ /K ₂ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 3 A; V _{SENSE} = 4 V; V _{CSD} = 0V; T _j = -40 °C to 150 °C	-7		7	%
K ₃	I _{OUT} /I _{SENSE}	I _{OUT} = 10A; V _{SENSE} = 4V; V _{CSD} = 0V; T _j = -40°C...150°C	2690	2830	3060	
		T _j = 25°C...150°C	2700	2830	3020	
dK ₃ /K ₃ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 10 A; V _{SENSE} = 4 V; V _{CSD} = 0V; T _j = -40 °C to 150 °C	-4		4	%

Table 9. Current sense (8 V < V_{CC} < 18 V) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I _{SENSE0}	Analog sense leakage current	I _{OUT} = 0A; V _{SENSE} = 0V; V _{CSD} = 5V; V _{IN} = 0V; T _j = -40°C...150°C	0		1	μA
		I _{OUT} = 0A; V _{SENSE} = 0V; V _{CSD} = 0V; V _{IN} = 5V; T _j = -40°C...150°C	0		2	μA
		I _{OUT} = 2A; V _{SENSE} = 0V; V _{CSD} = 5V; V _{IN} = 5V; T _j = -40°C...150°C	0		1	μA
I _{OL}	Open load on-state current detection threshold	V _{IN} = 5V, 8V < V _{CC} < 18V; I _{SENSE} = 5 μA	5		30	mA
V _{SENSE}	Max analog sense output voltage	I _{OUT} = 3A; V _{CSD} = 0V	5			V
V _{SENSEH} ⁽²⁾	Analog sense output voltage in fault condition	V _{CC} = 13V; R _{SENSE} = 3.9KΩ		8		
I _{SENSEH} ⁽²⁾	Analog sense output current in fault condition	V _{CC} = 13V; V _{SENSE} = 5V		9		mA
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} < 4V; 0.5 < I _{OUT} < 10A; I _{SENSE} = 90% of I _{SENSE max} (see Figure 4)		40	100	μs
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	V _{SENSE} < 4V; 0.5 < I _{OUT} < 10A; I _{SENSE} = 10% of I _{SENSE max} (see Figure 4)		5	20	
t _{DSENSE2H}	Delay response time from rising edge of INPUT pin	V _{SENSE} < 4V, 0.5 < I _{OUT} < 10A; I _{SENSE} = 90% of I _{SENSE max} (see Figure 4)		80	300	
Δt _{DSENSE2H}	Delay response time between rising edge of output current and rising edge of current sense	V _{SENSE} < 4V; I _{SENSE} = 90% of I _{SENSEMAX} ; I _{OUT} = 90% of I _{OUTMAX} ; I _{OUTMAX} = 3A (see Figure 7)			110	
t _{DSENSE2L}	Delay response time from falling edge of INPUT pin	V _{SENSE} < 4V, 0.5 < I _{OUT} < 10A; I _{SENSE} = 10% of I _{SENSE max} (see Figure 4)		80	250	

- Parameter guaranteed by design, it is not tested.
- Fault condition includes: power limitation and overtemperature.

Figure 4. Current sense delay characteristics




Figure 5. Switching characteristics




Figure 6. Output voltage drop limitation




Figure 7. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)




Figure 8. I_{OUT} / I_{SENSE} vs I_{OUT}





Figure 9. Maximum current sense ratio drift vs load current



Note: Parameter guaranteed by design; it is not tested.

Table 10. Truth table

Conditions	Input	Output	Sense ($V_{CSD} = 0\text{ V}$) ⁽¹⁾
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	V_{SENSEH}
Undervoltage	L	L	0
	H	L	0
Overload	H	X (no power limitation)	Nominal
	H	Cycling (power limitation)	V_{SENSEH}
Short circuit to GND (power limitation)	L	L	0
	H	L	V_{SENSEH}
Negative output voltage clamp	L	L	0

1. If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 11. Electrical transient requirements (part 1/3)

ISO 7637-2: 2004(E) Test pulse	Test levels ⁽¹⁾		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and Impedance
	III	IV		Min.	Max.	
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω
3a	-100V	-150V	1h	90ms	100ms	0.1μs, 50Ω
3b	+75V	+100V	1h	90ms	100ms	0.1μs, 50Ω
4	-6V	-7V	1 pulse			100ms, 0.01Ω
5b ⁽²⁾	+65V	+87V	1 pulse			400ms, 2Ω

1. The above test levels must be considered referred to $V_{CC} = 13.5V$ except for pulse 5b.
2. Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 12. Electrical transient requirements (part 2/3)

ISO 7637-2: 2004E Test pulse	Test level results	
	III	VI
1	C	C
2a	C	C
3a	C	C
3b	C	C
4	C	C
5b ⁽¹⁾	C	C

1. Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 13. Electrical transient requirements (part 3/3)

Class	Contents
C	All functions of the device performed as designed after exposure to disturbance.
E	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

2.4 Waveforms

Figure 10. Normal operation




Figure 11. Overload or short to GND




Figure 12. Intermittent overload





Figure 13. T_J evolution in overload or short to GND



2.5 Electrical characteristics curves




Figure 20. On-state resistance vs. T_{case}




Figure 21. On-state resistance vs. V_{CC}




Figure 22. Undervoltage shutdown




Figure 23. Turn-on voltage slope




Figure 24. I_{LIMH} vs T_{case}




Figure 25. Turn-off voltage slope




Figure 26. CS_DIS high level voltage




Figure 27. CS_DIS clamp voltage






Figure 28. CS_DIS low level voltage



3 Application information

Figure 29. Application schematic



3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

3.1.1 Solution 1: resistor in the ground line (R_GND only)

This can be used with any type of load.

The following show how to dimension the R_GND resistor:

1. $R_{GND} \leq 600\text{mV} / (I_{S(on)max})$
2. $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in R_GND (when $V_{CC} < 0$ during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that, if the microprocessor ground is not shared by the device ground, then the R_GND will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output

values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation requires the use of a large resistor, or several devices have to share the same resistor, then ST suggests using solution 2 below.

3.1.2 Solution 2: diode (D_{GND}) in the ground line

Note that a resistor ($R_{GND} = 1k\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (≈ 600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/O protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the MCU I/O pins from latching up.

The value of these resistors is a compromise between the leakage current of MCU and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of MCU I/Os:

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -100V$ and $I_{latchup} \geq 20mA$; $V_{OH\mu C} \geq 4.5V$

$$5k\Omega \leq R_{prot} \leq 180k\Omega$$

Recommended values: $R_{prot} = 10k\Omega$, $C_{EXT}=10nF$.

3.4 Current sense and diagnostic

The current sense pin performs a double function (see [Figure 30: Current sense and diagnostic](#)):


- Current mirror of the load current in normal operation**, delivering a current proportional to the load one according to a know ratio K_x .
 The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE} . Linearity between I_{OUT} and V_{SENSE} is ensured up to 5 V minimum (see parameter V_{SENSE} in [Table 9: Current sense \(8 V < VCC < 18 V\)](#)). The

current sense accuracy depends on the output current (refer to current sense electrical characteristics [Table 9: Current sense \(8 V < VCC < 18 V\)](#)).

- **Diagnostic flag in fault conditions**, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to [Table 10: Truth table](#)):
 - Power limitation activation
 - Overtemperature


A logic level high on CS_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.

Figure 30. Current sense and diagnostic



3.5 Maximum demagnetization energy ($V_{CC} = 13.5V$)

Figure 31. Maximum turn-off current versus inductance




Note: Values are generated with $R_L = 0 \Omega$.
 In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PC board thermal data

4.1 PowerSSO-12 thermal data

Figure 32. PowerSSO-12 PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area = 77 mm x 86 mm, PCB thickness = 1.6 mm, Cu thickness = 70 μm (front and back side), Copper areas: from minimum pad lay-out to 8cm²).

Figure 33. $R_{thj-amb}$ vs PCB copper area in open box free air condition





Figure 34. PowerSSO-12 thermal impedance junction ambient single pulse




Equation 1: pulse calculation formula:

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p/T$

Figure 35. Thermal fitting model of a single channel HSD in PowerSSO-12



1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 14. Thermal parameter

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	0.3		
R2 (°C/W)	1.3		
R3 (°C/W)	4		
R4 (°C/W)	8	8	7
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.003		
C3 (W.s/°C)	0.05		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

5 Package and packing information

5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

5.2 PowerSSO-12 mechanical data

Figure 36. PowerSSO-12 package dimensions




Table 15. PowerSSO-12 mechanical data

Dimension	Millimeters		
	Min.	Typ.	Max.
A	1.250		1.620
A1	0.000		0.100
A2	1.100		1.650
B	0.230		0.410
C	0.190		0.250
D	4.800		5.000
E	3.800		4.000
e		0.800	
H	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	0°		8°
X	1.900		2.500
Y	3.600		4.200
ddd			0.100

5.3 Packing information

Figure 37. PowerSSO-12 tube shipment (no suffix)





Figure 38. PowerSSO-12 tape and reel shipment (suffix "TR")



6 Order codes

Table 16. Device summary

Package	Order codes	
	Tube	Tape and reel
PowerSSO-12	VN5E025MJ-E	VN5E025MJTR-E

7 Revision history

Table 17. Document revision history

Date	Revision	Changes
07-Oct-2009	1	Initial release.
30-Oct-2013	2	Updated disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved



STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View VN5E025MJTR-E on WIN SOURCE](#)
-  [STMicroelectronics](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management