



**THE DATASHEET OF  
74FCT162652ATPVCT**



## 16-Bit Registered Transceivers

### Features

- $I_{off}$  supports partial-power-down mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- $V_{CC} = 5\text{V} \pm 10\%$

#### CY74FCT16652T Features:

- 64 mA sink current, 32 mA source current
- Typical  $V_{OLP}$  (ground bounce) < 1.0V at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$

#### CY74FCT162652T Features:

- Balanced 24 mA output drivers
- Reduced system switching noise
- Typical  $V_{OLP}$  (ground bounce) < 0.6V at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$

### Functional Description

These 16-bit, high-speed, low-power, registered transceivers that are organized as two independent 8-bit bus transceivers with three-state D-type registers and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. OEAB and OEBA control pins are provided to control the transceiver functions. SAB and SBA control pins are provided to select either real-time or stored data transfer.



Data on the A or B data bus, or both, can be stored in the internal D flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (CLKAB or CLKBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16652T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162652T has 24-mA balanced output drivers with current-limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162652T is ideal for driving transmission lines.


### Logic Block Diagrams



### Pin Configuration

SSOP/TSSOP

Top View



FCT16652-3

### Pin Description


| Name         | Description                                       |
|--------------|---|
| A            | Data Register A Inputs<br>Data Register B Outputs |
| B            | Data Register B Inputs<br>Data Register A Outputs |
| CLKAB, CLKBA | Clock Pulse Inputs                                |
| SAB, SBA     | Output Data Source Select Inputs                  |
| OEAB, OEBA   | Output Enable Inputs                              |

**Function Table<sup>[1]</sup>**

| Inputs |        |             |             |                       |                       | Data I/O <sup>[2]</sup>    |                                      | Operation or Function                                |
|--------|--------|-------------|-------------|-----------------------|-----------------------|----------------------------|--------------------------------------|--|
| OEAB   | OEBA   | CLKAB       | CLKBA       | SAB                   | SBA                   | A                          | B                                    |  |
| L<br>L | H<br>H | H or L<br>┐ | H or L<br>┐ | X<br>X                | X<br>X                | Input                      | Input                                | Isolation<br>Store A and B Data                      |
| X<br>H | H<br>H | ┐<br>┐      | H or L<br>┐ | X<br>X <sup>[3]</sup> | X<br>X                | Input<br>Input             | Unspecified <sup>[2]</sup><br>Output | Store A, Hold B<br>Store A in Both Registers         |
| L<br>L | X<br>L | H or L<br>┐ | ┐<br>┐      | X<br>X                | X<br>X <sup>[3]</sup> | Unspecified <sup>[2]</sup> | Input<br>Input                       | Hold A, Store B<br>Store B in both Registers         |
| L<br>L | L<br>L | X<br>X      | X<br>H or L | X<br>X                | L<br>H                | Output                     | Input                                | Real Time B Data to A Bus<br>Stored B Data to A Bus  |
| H<br>H | H<br>H | X<br>H or L | X<br>X      | L<br>H                | X<br>X                | Input                      | Output                               | Real Time A Data to B Bus<br>Stored A Data to B Bus  |
| H      | L      | H or L      | H or L      | H                     | H                     | Output                     | Output                               | Stored A Data to B Bus and<br>Stored B Data to A Bus |


**Notes:**

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
┐ = LOW-to-HIGH Transition
- The data output functions may be enabled or disabled by various signals at the OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
- Select control=L; clocks can occur simultaneously.  
Select control=H; clocks must be staggered to load both registers.




OEAB L     $\overline{\text{OEBA}}$  L    CLKAB X    CLKBA X    SAB X    SBA L

**Real-Time Transfer  
Bus B to Bus A**




OEAB H     $\overline{\text{OEBA}}$  L    CLKAB X    CLKBA X    SAB L    SBA X

**Real-Time Transfer  
Bus A to Bus B**



OEAB X     $\overline{\text{OEBA}}$  H    CLKAB  $\downarrow$     CLKBA X    SAB X    SBA X  
L    L     $\uparrow$      $\downarrow$     X    X  
L    H     $\downarrow$      $\uparrow$     X    X

**Storage from  
A and/or B**



OEAB H     $\overline{\text{OEBA}}$  L    CLKAB H or L    CLKBA H or L    SAB H    SBA H

**Transfer Stored Data  
to A and/or B**

**Maximum Ratings<sup>[4]</sup>**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....Com'I -55°C to +125°C

Ambient Temperature with  
Power Applied .....Com'I -55°C to +125°C

DC Input Voltage .....-0.5V to +7.0V

DC Output Voltage .....-0.5V to +7.0V

DC Output Current  
(Maximum Sink Current/Pin) .....-60 to +120 mA

Power Dissipation ..... 1.0W

Static Discharge Voltage.....>2001V  
(per MIL-STD-883, Method 3015)

**Operating Range**

| Range      | Ambient Temperature | V <sub>CC</sub> |
|------------|---------------------|-----------------|
| Industrial | -40°C to +85°C      | 5V ± 10%        |

**Note:**

- Stresses greater than those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC Electrical Characteristics** Over the Operating Range

| Parameter        | Description  | Test Conditions <sup>[5]</sup>                             | Min. | Typ. <sup>[6]</sup> | Max. | Unit |
|------------------|--|--|------|---------------------|------|------|
| V <sub>IH</sub>  | Input HIGH Voltage   | Logic HIGH Level   | 2.0  |                     |      | V    |
| V <sub>IL</sub>  | Input LOW Voltage  | Logic LOW Level  |      |                     | 0.8  | V    |
| V <sub>H</sub>   | Input Hysteresis   |  |      | 100                 |      | mV   |
| V <sub>IK</sub>  | Input Clamp Diode Voltage                                  | V <sub>CC</sub> =Min., I <sub>IN</sub> =-18 mA             |      | -0.7                | -1.2 | V    |
| I <sub>IH</sub>  | Input HIGH Current   | V <sub>CC</sub> =Max., V <sub>I</sub> =V <sub>CC</sub>     |      |                     | ±1   | µA   |
| I <sub>IL</sub>  | Input LOW Current  | V <sub>CC</sub> =Max., V <sub>I</sub> =GND                 |      |                     | ±1   | µA   |
| I <sub>OZH</sub> | High Impedance Output Current<br>(Three-State Output pins) | V <sub>CC</sub> =Max., V <sub>OUT</sub> =2.7V              |      |                     | ±1   | µA   |
| I <sub>OZL</sub> | High Impedance Output Current<br>(Three-State Output pins) | V <sub>CC</sub> =Max., V <sub>OUT</sub> =0.5V              |      |                     | ±1   | µA   |
| I <sub>OS</sub>  | Short Circuit Current <sup>[8]</sup>                       | V <sub>CC</sub> =Max., V <sub>OUT</sub> =GND               | -80  | -140                | -200 | mA   |
| I <sub>O</sub>   | Output Drive Current <sup>[8]</sup>                        | V <sub>CC</sub> =Max., V <sub>OUT</sub> =2.5V              | -50  |                     | -180 | mA   |
| I <sub>OFF</sub> | Power-Off Disable  | V <sub>CC</sub> =0V, V <sub>OUT</sub> ≤4.5V <sup>[7]</sup> |      |                     | ±1   | µA   |

**Output Drive Characteristics for CY74FCT16652T**

| Parameter       | Description         | Test Conditions <sup>[5]</sup>                 | Min. | Typ. <sup>[6]</sup> | Max. | Unit |
|-----------------|---------------------|--|------|---------------------|------|------|
| V <sub>OH</sub> | Output HIGH Voltage | V <sub>CC</sub> =Min., I <sub>OH</sub> =-3 mA  | 2.5  | 3.5                 |      | V    |
|                 |                     | V <sub>CC</sub> =Min., I <sub>OH</sub> =-15 mA | 2.4  | 3.5                 |      |      |
|                 |                     | V <sub>CC</sub> =Min., I <sub>OH</sub> =-32 mA | 2.0  | 3.0                 |      |      |
| V <sub>OL</sub> | Output LOW Voltage  | V <sub>CC</sub> =Min., I <sub>OL</sub> =64 mA  |      | 0.2                 | 0.55 | V    |

**Output Drive Characteristics for CY74FCT162652T**

| Parameter        | Description                        | Test Conditions <sup>[5]</sup>  | Min. | Typ. <sup>[6]</sup> | Max. | Unit |
|------------------|------------------------------------|---|------|---------------------|------|------|
| I <sub>ODL</sub> | Output LOW Current <sup>[8]</sup>  | V <sub>CC</sub> =5V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> =1.5V | 60   | 115                 | 150  | mA   |
| I <sub>ODH</sub> | Output HIGH Current <sup>[8]</sup> | V <sub>CC</sub> =5V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> =1.5V | -60  | -115                | -150 | mA   |
| V <sub>OH</sub>  | Output HIGH Voltage                | V <sub>CC</sub> =Min., I <sub>OH</sub> =-24 mA  | 2.4  | 3.3                 |      | V    |
| V <sub>OL</sub>  | Output LOW Voltage                 | V <sub>CC</sub> =Min., I <sub>OL</sub> =24 mA   |      | 0.3                 | 0.55 | V    |

**Capacitance** (T<sub>A</sub> = +25°C, f = 1.0 MHz)

| Parameter        | Description <sup>[10]</sup> | Test Conditions       | Typ. | Max. | Unit |
|------------------|-----------------------------|-----------------------|------|------|------|
| C <sub>IN</sub>  | Input Capacitance           | V <sub>IN</sub> = 0V  | 4.5  | 6.0  | pF   |
| C <sub>OUT</sub> | Output Capacitance          | V <sub>OUT</sub> = 0V | 5.5  | 8.0  | pF   |

**Notes:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub>=5.0V, +25°C ambient.
- Tested at T<sub>A</sub>= +25°C.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition cannot exceed one second.
- This parameter is measured at characterization but not tested.

**Power Supply Characteristics**

| Param.           | Description                                       | Test Conditions <sup>[11]</sup>  |   | Min. | Typ. <sup>[12]</sup> | Max.                 | Unit       |
|------------------|---|--|---|------|----------------------|----------------------|------------|
| I <sub>CC</sub>  | Quiescent Power Supply Current                    | V <sub>CC</sub> =Max.  | V <sub>IN</sub> ≤0.2V<br>V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V | —    | 5                    | 500                  | μA         |
| ΔI <sub>CC</sub> | Quiescent Power Supply Current<br>TTL Inputs HIGH | V <sub>CC</sub> = Max. V <sub>IN</sub> =3.4V <sup>[13]</sup>   |   | —    | 0.5                  | 1.5                  | mA         |
| I <sub>CCD</sub> | Dynamic Power Supply Current <sup>[14]</sup>      | V <sub>CC</sub> =Max.<br>Outputs Open<br>OEAB=OEAB=GND<br>One Input Toggling<br>50% Duty Cycle   | V <sub>IN</sub> =V <sub>CC</sub> or<br>V <sub>IN</sub> =GND     | —    | 75                   | 120                  | μA/<br>MHz |
| I <sub>C</sub>   | Total Power Supply Current <sup>[15]</sup>        | V <sub>CC</sub> =Max.<br>Outputs Open<br>f <sub>0</sub> =10 MHz (CLKBA)<br>50% Duty Cycle<br>OEAB=OEAB=GND<br>One-Bit Toggling<br>f <sub>1</sub> =5 MHz<br>50% Duty Cycle        | V <sub>IN</sub> =V <sub>CC</sub> or<br>V <sub>IN</sub> =GND     | —    | 0.8                  | 1.7                  | mA         |
|                  |   |  | V <sub>IN</sub> =3.4V or<br>V <sub>IN</sub> =GND                | —    | 1.3                  | 3.2                  | mA         |
|                  |   | V <sub>CC</sub> =Max.<br>Outputs Open<br>f <sub>0</sub> =10 MHz (CLKBA)<br>50% Duty Cycle<br>OEAB=OEAB=GND<br>Sixteen Bits Toggling<br>f <sub>1</sub> =2.5 MHz<br>50% Duty Cycle | V <sub>IN</sub> =V <sub>CC</sub> or<br>V <sub>IN</sub> =GND     | —    | 3.8                  | 6.5 <sup>[16]</sup>  | mA         |
|                  |   |  | V <sub>IN</sub> =3.4V or<br>V <sub>IN</sub> =GND                | —    | 8.3                  | 20.0 <sup>[16]</sup> | mA         |

**Notes:**

11. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
12. Typical values are at V<sub>CC</sub>=5.0V +25° ambient.
13. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.
14. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
15. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
I<sub>C</sub> = I<sub>CC</sub> + ΔI<sub>CC</sub>D<sub>H</sub>N<sub>T</sub> + I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>1</sub>)  
I<sub>CC</sub> = Quiescent Current with CMOS input levels  
ΔI<sub>CC</sub> = Power Supply Current for a TTL HIGH input (V<sub>IN</sub>=3.4V)  
D<sub>H</sub> = Duty Cycle for TTL inputs HIGH  
N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>  
I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HLH or LHL)  
f<sub>0</sub> = Clock frequency for registered devices, otherwise zero  
f<sub>1</sub> = Input signal frequency  
N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>  
All currents are in milliamps and all frequencies are in megahertz.
16. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are specified but not tested.

**Switching Characteristics** Over the Operating Range<sup>[17]</sup>

| Parameter                            | Description  | CY74FCT16652AT<br>CY74FCT162652AT |      | Unit | Fig. No. <sup>[18]</sup> |
|--------------------------------------|--|-----------------------------------|------|------|--------------------------|
|                                      |  | Min.                              | Max. |      |                          |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay Bus to Bus                         | 1.5                               | 6.3  | ns   | 1, 3                     |
| t <sub>PZH</sub><br>t <sub>PHL</sub> | Output Enable Time OEAB or $\overline{OEBA}$ to Bus  | 1.5                               | 9.8  | ns   | 1, 7, 8                  |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output Disable Time OEAB or $\overline{OEBA}$ to Bus | 1.5                               | 6.3  | ns   | 1, 7, 8                  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay Clock to Bus                       | 1.5                               | 6.3  | ns   | 1, 5                     |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay SBA or SAB to Bus                  | 1.5                               | 7.7  | ns   | 1, 5                     |
| t <sub>SU</sub>                      | Set-Up time HIGH or LOW Bus to Clock                 | 2.0                               | —    | ns   | 4                        |
| t <sub>H</sub>                       | Hold Time HIGH or LOW Bus to Clock                   | 1.5                               | —    | ns   | 4                        |
| t <sub>W</sub>                       | Clock Pulse Width HIGH or LOW                        | 5.0                               | —    | ns   | 5                        |
| t <sub>SK(O)</sub>                   | Output Skew <sup>[19]</sup>                          | —                                 | 0.5  | ns   |                          |

| Parameter                            | Description   | CY74FCT16652CT<br>CY74FCT162652CT |      | Unit | Fig. No. <sup>[18]</sup> |
|--------------------------------------|---|-----------------------------------|------|------|--------------------------|
|                                      |   | Min.                              | Max. |      |                          |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>Bus to Bus                         | 1.5                               | 5.4  | ns   | 1, 3                     |
| t <sub>PZH</sub><br>t <sub>PHL</sub> | Output Enable Time<br>OEAB or $\overline{OEBA}$ to Bus  | 1.5                               | 7.8  | ns   | 1, 7, 8                  |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output Disable Time<br>OEAB or $\overline{OEBA}$ to Bus | 1.5                               | 6.3  | ns   | 1, 7, 8                  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>Clock to Bus                       | 1.5                               | 5.7  | ns   | 1, 5                     |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>SBA or SAB to Bus                  | 1.5                               | 6.2  | ns   | 1, 5                     |
| t <sub>SU</sub>                      | Set-Up Time<br>HIGH or LOW<br>Bus to Clock              | 2.0                               | —    | ns   | 4                        |
| t <sub>H</sub>                       | Hold Time<br>HIGH or LOW<br>Bus to Clock                | 1.5                               | —    | ns   | 4                        |
| t <sub>W</sub>                       | Clock Pulse Width<br>HIGH or LOW                        | 5.0                               | —    | ns   | 5                        |
| t <sub>SK(O)</sub>                   | Output Skew <sup>[19]</sup>                             | —                                 | 0.5  | ns   |                          |

**Notes:**

17. Minimum limits are specified, but not tested, on propagation delays.
18. See "Parameter Measurement Information" in the General Information section.
19. Skew between any two outputs of the same package switching in the same direction. This parameter ensured by design.

**Ordering Information CY74FCT16652**


| Speed (ns) | Ordering Code          | Package Name | Package Type           | Operating Range |
|------------|------------------------|--------------|------------------------|-----------------|
| 5.4        | CY74FCT16652CTPVC/PVCT | O56          | 56-Lead (300-Mil) SSOP | Industrial      |
| 6.3        | CY74FCT16652ATPVC/PVCT | O56          | 56-Lead (300-Mil) SSOP | Industrial      |

**Ordering Information CY74FCT162652**


| Speed (ns) | Ordering Code      | Package Name | Package Type            | Operating Range |
|------------|--------------------|--------------|-------------------------|-----------------|
| 5.4        | 74FCT162652CTPACT  | Z56          | 56-Lead (240-Mil) TSSOP | Industrial      |
|            | CY74FCT162652CTPVC | O56          | 56-Lead (300-Mil) SSOP  |                 |
|            | 74FCT162652CTPVCT  | O56          | 56-Lead (300-Mil) SSOP  |                 |
| 6.3        | CY74FCT162652ATPVC | O56          | 56-Lead (300-Mil) SSOP  | Industrial      |
|            | 74FCT162652ATPVCT  | O56          | 56-Lead (300-Mil) SSOP  |                 |

**Package Diagrams**

**56-Lead Shrunken Small Outline Package O56**



**56-Lead Thin Shrunken Small Outline Package Z56**



**PACKAGING INFORMATION**

| Orderable Device   | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|--------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| 74FCT162652ATPVCG4 | ACTIVE        | SSOP         | DL              | 56   | 20          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | FCT162652A              | <a href="#">Samples</a> |
| 74FCT162652ATPVCT  | ACTIVE        | SSOP         | DL              | 56   | 1000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | FCT162652A              | <a href="#">Samples</a> |
| 74FCT162652CTPACT  | ACTIVE        | TSSOP        | DGG             | 56   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | FCT162652C              | <a href="#">Samples</a> |
| 74FCT16652ATPVCG4  | ACTIVE        | SSOP         | DL              | 56   | 20          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | FCT16652A               | <a href="#">Samples</a> |
| CY74FCT162652ATPVC | ACTIVE        | SSOP         | DL              | 56   | 20          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | FCT162652A              | <a href="#">Samples</a> |
| CY74FCT16652ATPVC  | ACTIVE        | SSOP         | DL              | 56   | 20          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | FCT16652A               | <a href="#">Samples</a> |
| CY74FCT16652ATPVCT | ACTIVE        | SSOP         | DL              | 56   | 1000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | FCT16652A               | <a href="#">Samples</a> |
| CY74FCT16652CTPVC  | ACTIVE        | SSOP         | DL              | 56   | 20          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | FCT16652C               | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| 74FCT162652ATPVCT  | SSOP         | DL              | 56   | 1000 | 330.0              | 32.4               | 11.35   | 18.67   | 3.1     | 16.0    | 32.0   | Q1            |
| 74FCT162652CTPACT  | TSSOP        | DGG             | 56   | 2000 | 330.0              | 24.4               | 8.6     | 15.6    | 1.8     | 12.0    | 24.0   | Q1            |
| CY74FCT16652ATPVCT | SSOP         | DL              | 56   | 1000 | 330.0              | 32.4               | 11.35   | 18.67   | 3.1     | 16.0    | 32.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| 74FCT162652ATPVCT  | SSOP         | DL              | 56   | 1000 | 367.0       | 367.0      | 55.0        |
| 74FCT162652CTPACT  | TSSOP        | DGG             | 56   | 2000 | 367.0       | 367.0      | 45.0        |
| CY74FCT16652ATPVCT | SSOP         | DL              | 56   | 1000 | 367.0       | 367.0      | 55.0        |

# MECHANICAL DATA


DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



4222167/A 07/2015

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4222167/A 07/2015

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4222167/A 07/2015

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View 74FCT162652ATPVCT on WIN SOURCE](#)

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management