



**THE DATASHEET OF  
ADS7843IDBQRQ1**



# TOUCH SCREEN CONTROLLER

Check for Samples: [ADS7843-Q1](#)

## FEATURES

- Qualified for Automotive Applications
- Ratiometric Conversion
- Single Supply: 2.7V to 5V
- Up to 125kHz Conversion Rate
- Serial Interface
- Programmable 8- or 12-Bit Resolution
- 2 Auxiliary Analog Inputs
- Full Power-Down Control


## APPLICATIONS

- Personal Digital Assistants
- Portable Instruments
- Point-of-Sales Terminals
- Pagers
- Touch Screen Monitors

## DESCRIPTION

The ADS7843-Q1 is a 12-bit sampling Analog-to-Digital Converter (ADC) with a synchronous serial interface and low on-resistance switches for driving touch screens. Typical power dissipation is 750µW at a 125kHz throughput rate and a +2.7V supply. The reference voltage ( $V_{REF}$ ) can be varied between 1V and  $+V_{CC}$ , providing a corresponding input voltage range of 0V to  $V_{REF}$ . The device includes a shutdown mode which reduces typical power dissipation to under 0.5µW. The ADS7843-Q1 is specified down to 2.7V operation.

Low power, high speed, and onboard switches make the ADS7843-Q1 ideal for battery-operated systems such as personal digital assistants with resistive touch screens and other portable equipment. The ADS7843-Q1 is available in an SSOP-16 package and is specified over the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  temperature range.



## ORDERING INFORMATION<sup>(1)</sup>

| $T_A$   | PACKAGE <sup>(2)</sup>         | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---|--------------------------------|-----------------------|------------------|
| $-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ | SSOP-16 – DBQ<br>Tape and reel | ADS7843IDBQRQ1        | S7843Q           |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**PIN DESCRIPTIONS (continued)**



**PIN DESCRIPTIONS**

| PIN |      | DESCRIPTION                             |
|-----|------|---|
| NO. | NAME |   |
| 1   | +VCC | Power Supply, 2.7V to 5V.               |
| 2   | X+   | X+ Position Input. ADC input Channel 1. |
| 3   | Y+   | Y+ Position Input. ADC input Channel 2. |
| 4   | X-   | X- Position Input                       |

| PIN |                                   | DESCRIPTION   |
|-----|-----------------------------------|---|
| NO. | NAME                              |   |
| 5   | Y-                                | Y- Position Input   |
| 6   | GND                               | Ground  |
| 7   | IN3                               | Auxiliary Input 1. ADC input Channel 3.   |
| 8   | IN4                               | Auxiliary Input 2. ADC input Channel 4.   |
| 9   | VREF                              | Voltage Reference Input   |
| 10  | +VCC                              | Power Supply, 2.7V to 5V.   |
| 11  | $\overline{\text{PENIR}}\text{Q}$ | Pen Interrupt. Open anode output (requires 10kΩ to 100kΩ pull-up resistor externally).                            |
| 12  | DOUT                              | 1 Serial Data Output. Data is shifted on the falling edge of DCLK. This output is high impedance when CS is HIGH. |
| 13  | BUSY                              | Busy Output. This output is high impedance when CS is HIGH.   |
| 14  | DIN                               | Serial Data Input. If CS is LOW, data is latched on rising edge of DCLK.  |
| 15  | CS                                | Chip Select Input. Controls conversion timing and enables the serial input/output register.                       |
| 16  | DCLK                              | External Clock Input. This clock runs the SAR conversion process and synchronizes serial data I/O.                |

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

| PARAMETER                         | VALUE                          | UNIT |
|-----------------------------------|--------------------------------|------|
| +V <sub>CC</sub> to GND           | -0.3 V to 6.5 V                |      |
| +V <sub>CC</sub> to GND           | -0.3 to +6                     | V    |
| Analog inputs to GND              | -0.3 to +V <sub>CC</sub> + 0.3 | V    |
| Digital inputs to GND             | -0.3 to +V <sub>CC</sub> + 0.3 | V    |
| Power dissipation                 | 250                            | mW   |
| Maximum junction temperature      | +150                           | °C   |
| Operating temperature range       | -40°C to +85                   | °C   |
| Storage temperature range         | -65°C to +150                  | °C   |
| Lead temperature (soldering, 10s) | +300                           | °C   |
| Electrostatic discharge (ESD)     | Human-Body Model (HBM)         | 400  |
|                                   | Machine Model (MM)             | 100  |
|                                   | Charged-Device Model (CDM)     | 750  |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

## ELECTRICAL CHARACTERISTICS

at  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $+V_{CC} = +2.7\text{V}$ ,  $V_{REF} = +2.5\text{V}$ ,  $f_{SAMPLE} = 125\text{kHz}$ ,  $f_{CLK} = 16 \cdot f_{SAMPLE} = 2\text{MHz}$ , 12-bit mode, and digital inputs = GND or  $+V_{CC}$ , unless otherwise noted.

| PARAMETER                                       |          | CONDITIONS   | MIN   | TYP                 | MAX             | UNITS              |
|---|----------|--|-------|---------------------|-----------------|--------------------|
| <b>Analog Input</b>                             |          |  |       |                     |                 |                    |
| Full-Scale Input Span                           |          | Positive Input – Negative Input  | 0     |                     | VREF            | V                  |
| Absolute Input Range                            |          | Positive Input   | -0.2  |                     | $+V_{CC} + 0.2$ | V                  |
| Negative Input                                  |          | -0.2   | +0.2  |                     | V               |                    |
| Capacitance                                     |          |  |       | 25                  |                 | pF                 |
| Leakage Current                                 |          |  |       | 0.1                 |                 | $\mu\text{A}$      |
| <b>System Performance</b>                       |          |  |       |                     |                 |                    |
| Resolution                                      |          |  |       | 12                  |                 | Bits               |
| No Missing Codes                                |          |  | 11    |                     |                 | Bits               |
| Integral Linearity Error                        |          |  |       |                     | $\pm 2$         | LSB <sup>(1)</sup> |
| Offset Error                                    |          |  |       |                     | $\pm 6$         | LSB                |
| Offset Error Match                              |          |  |       | 0.1                 | 1               | LSB                |
| Gain Error                                      |          |  |       |                     | $\pm 4$         | LSB                |
| Gain Error Match                                |          |  |       | 0.1                 | 1               | LSB                |
| Noise   |          |  |       | 30                  |                 | $\mu\text{Vrms}$   |
| Power-Supply Rejection                          |          |  |       | 70                  |                 | dB                 |
| <b>Sampling Dynamics</b>                        |          |  |       |                     |                 |                    |
| Conversion Time                                 |          |  |       |                     | 12              | Clk Cycles         |
| Acquisition Time                                |          |  | 3     |                     |                 | Clk Cycles         |
| Throughput Rate                                 |          |  |       |                     | 125             | kHz                |
| Multiplexer Settling Time                       |          |  |       | 500                 |                 | ns                 |
| Aperture Delay                                  |          |  |       | 30                  |                 | ns                 |
| Aperture Jitter                                 |          |  |       | 100                 |                 | ps                 |
| Channel-to-Channel Isolation                    |          | $V_{IN} = 2.5\text{Vp-p}$ at 50kHz                                     |       | 100                 |                 | dB                 |
| <b>Switch Drivers</b>                           |          |  |       |                     |                 |                    |
| On-Resistance                                   | Y+, X+   |  |       | 5                   |                 | $\Omega$           |
|   | Y-, X-   |  |       | 6                   |                 | $\Omega$           |
| <b>Reference Input</b>                          |          |  |       |                     |                 |                    |
| Range   |          |  | 1     |                     | $+V_{CC}$       | V                  |
| Resistance                                      |          | CS = GND or $+V_{CC}$  |       | 5                   |                 | G $\Omega$         |
| Input Current                                   |          |  |       | 13                  | 40              | $\mu\text{A}$      |
| $f_{SAMPLE} = 12.5\text{kHz}$                   |          |  |       | 2.5                 |                 | $\mu\text{A}$      |
| CS = $+V_{CC}$                                  |          |  | 0.001 |                     | 3               | $\mu\text{A}$      |
| <b>Digital Input/Output</b>                     |          |  |       |                     |                 |                    |
| Logic Family                                    |          |  |       | CMOS                |                 |                    |
| Logic Levels, Except $\overline{\text{PENIRQ}}$ | $V_{IH}$ | $ I_{IH}  \leq +5\mu\text{A}$  |       | $+V_{CC} \cdot 0.7$ | $+V_{CC} + 0.3$ |                    |
|   | $V_{IL}$ | $ I_{IL}  \leq +5\mu\text{A}$  |       | -0.3                | +0.8            | V                  |
|   | $V_{OH}$ | $I_{OH} = -250\mu\text{A}$   |       | $+V_{CC} \cdot 0.8$ |                 | V                  |
|   | $V_{OL}$ | $I_{OL} = 250\mu\text{A}$  |       |                     | 0.4             | V                  |
| $\overline{\text{PENIRQ}}$                      | $V_{OL}$ | $T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$ , 100k $\Omega$ Pull-Up |       |                     | 0.8             | V                  |
| Data Format                                     |          |  |       | Straight Binary     |                 |                    |

(1) LSB means Least Significant Bit. With  $V_{REF}$  equal to  $+2.5\text{V}$ , 1LSB is  $610\mu\text{V}$ .

**ELECTRICAL CHARACTERISTICS (continued)**


at  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $+V_{CC} = +2.7\text{V}$ ,  $V_{REF} = +2.5\text{V}$ ,  $f_{SAMPLE} = 125\text{kHz}$ ,  $f_{CLK} = 16 \cdot f_{SAMPLE} = 2\text{MHz}$ , 12-bit mode, and digital inputs = GND or  $+V_{CC}$ , unless otherwise noted.

| PARAMETER                            | CONDITIONS            | MIN | TYP | MAX | UNITS              |
|--------------------------------------|-----------------------|-----|-----|-----|--------------------|
| <b>Power-Supply Requirements</b>     |                       |     |     |     |                    |
| +VCC                                 | Specified Performance | 2.7 |     | 3.6 | V                  |
| Quiescent Current                    |                       |     | 280 | 650 | $\mu\text{A}$      |
| $f_{SAMPLE} = 12.5\text{kHz}$        |                       |     | 220 |     | $\mu\text{A}$      |
| Shutdown Mode with DCLK = DIN = +VCC |                       |     |     | 3   | $\mu\text{A}$      |
| Power Dissipation                    | +VCC = +2.7V          |     |     | 1.8 | mW                 |
| <b>Temperature Range</b>             |                       |     |     |     |                    |
| Specified Performance                |                       | -40 |     | +85 | $^{\circ}\text{C}$ |

**TYPICAL CHARACTERISTICS**


$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{ V}$  (unless otherwise noted)

**SUPPLY CURRENT vs TEMPERATURE**




**Figure 1.**

**POWER-DOWN SUPPLY CURRENT vs TEMPERATURE**




**Figure 2.**

**SUPPLY CURRENT vs +V<sub>CC</sub>**




**Figure 3.**

**MAXIMUM SAMPLE RATE vs +V<sub>CC</sub>**




**Figure 4.**

**CHANGE IN GAIN vs TEMPERATURE**



**Figure 5.**

**CHANGE IN OFFSET vs TEMPERATURE**



**Figure 6.**

**TYPICAL CHARACTERISTICS (continued)**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{ V}$  (unless otherwise noted)




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.

## THEORY OF OPERATION

The ADS7843-Q1 is a classic Successive Approximation Register (SAR) ADC. The architecture is based on capacitive redistribution which inherently includes a sample-and-hold function. The converter is fabricated on a 0.6µm CMOS process.

The basic operation of the ADS7843-Q1 is shown in Figure 12. The device requires an external reference and an external clock. It operates from a single supply of 2.7V to 5.25V. The external reference can be any voltage between 1V and +VCC. The value of the reference voltage directly sets the input range of the converter. The average reference input current depends on the conversion rate of the ADS7843-Q1.

The analog input to the converter is provided via a four-channel multiplexer. A unique configuration of low on-resistance switches allows an unselected ADC input channel to provide power and an accompanying pin to provide ground for an external device. By maintaining a differential input to the converter and a differential reference architecture, it is possible to negate the switch's on-resistance error (should this be a source of error for the particular measurement).

## ANALOG INPUT

See Figure 13 for a block diagram of the input multiplexer on the ADS7843-Q1, the differential input of the ADC, and the converter's differential reference. Table 1 and Table 2 show the relationship between the A2, A1, A0, and SER/DFR control bits and the configuration of the ADS7843-Q1. The control bits are provided serially via the DIN pin—see the Digital Interface section of this data sheet for more details.

When the converter enters the hold mode, the voltage difference between the +IN and –IN inputs (see Figure 13) is captured on the internal capacitor array. The input current on the analog inputs depends on the conversion rate of the device. During the sample period, the source must charge the internal sampling capacitor (typically 25pF). After the capacitor has been fully charged, there is no further input current. The rate of charge transfer from the analog source to the converter is a function of conversion rate.




Figure 12. Basic Operation of the ADS7843-Q1

Table 1. Input Configuration, Single-Ended Reference Mode (SER/DFR HIGH)


| A2 | A1 | A0 | X+  | Y+  | IN3 | IN4 | –IN(1) | X SWITCHES | Y SWITCHES | +REF <sup>(1)</sup> | –REF <sup>(1)</sup> |
|----|----|----|-----|-----|-----|-----|--------|------------|------------|---------------------|---------------------|
| 0  | 0  | 1  | +IN |     |     |     | GND    | OFF        | ON         | +VREF               | GND                 |
| 1  | 0  | 1  |     | +IN |     |     | GND    | ON         | OFF        | +VREF               | GND                 |
| 0  | 1  | 0  |     |     | +IN |     | GND    | OFF        | OFF        | +VREF               | GND                 |
| 1  | 1  | 0  |     |     |     | +IN | GND    | OFF        | OFF        | +VREF               | GND                 |

(1) Internal node, for clarification only—not directly accessible by the user.

**Table 2. Input Configuration, Differential Reference Mode (SER/DFR LOW).**

| A2 | A1 | A0 | X+  | Y+  | IN3 | IN4 | -IN(1) | X SWITCHES | Y SWITCHES | +REF <sup>(1)</sup> | -REF <sup>(1)</sup> |
|----|----|----|-----|-----|-----|-----|--------|------------|------------|---------------------|---------------------|
| 0  | 0  | 1  | +IN |     |     |     | -Y     | OFF        | ON         | +Y                  | -Y                  |
| 1  | 0  | 1  |     | +IN |     |     | -X     | ON         | OFF        | +X                  | -X                  |
| 0  | 1  | 0  |     |     | +IN |     | GND    | OFF        | OFF        | +VREF               | GND                 |
| 1  | 1  | 0  |     |     |     | +IN | GND    | OFF        | OFF        | +VREF               | GND                 |

(1) Internal node, for clarification only—not directly accessible by the user.




**Figure 13. Simplified Diagram of Analog Input**

**REFERENCE INPUT**

The voltage difference between +REF and -REF (shown in Figure 13) sets the analog input range. The ADS7843-Q1 will operate with a reference in the range of 1V to +VCC. There are several critical items concerning the reference input and its wide voltage range. As the reference voltage is reduced, the analog voltage weight of each digital output code is also reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 4096. Any offset or gain error inherent in the ADC will appear to increase, in terms of LSB size, as the reference voltage is reduced. For example, if the offset of a given converter is 2LSBs with a 2.5V reference, it will typically be 5LSBs with a 1V reference. In each case, the actual offset of the device is the same, 1.22mV. With a lower reference voltage, more care must be taken to provide a clean layout including adequate bypassing, a clean (low noise, low ripple) power supply, a low-noise reference, and a low-noise input signal.


The voltage into the VREF input is not buffered and directly drives the Capacitor Digital-to-Analog Converter (CDAC) portion of the ADS7843-Q1. Typically, the input current is 13µA with VREF = 2.7V and fSAMPLE = 125kHz. This value will vary by a few microamps depending on the result of the conversion. The reference current diminishes directly with both conversion rate and reference voltage. As the current from the reference is drawn on each bit decision, clocking the converter more quickly during a given conversion period will not reduce overall current drain from the reference.

There is also a critical item regarding the reference when making measurements where the switch drivers are on. For this discussion, it's useful to consider the basic operation of the ADS7843-Q1 as shown in Figure 12. This particular application shows the device being used to digitize a resistive touch screen. A measurement of the current Y position of the pointing device is made by connecting the X+ input to the ADC, turning on the Y+ and Y- drivers, and digitizing the voltage on X+ (shown in Figure 14). For this measurement, the resistance in the X+ lead does not affect the conversion (it does affect the settling time, but the resistance is usually small enough that this is not a concern).



**Figure 14. Simplified Diagram of Single-Ended Reference (SER/DFR HIGH, Y Switches Enabled, X+ is Analog Input)**

However, since the resistance between Y+ and Y- is fairly low, the on-resistance of the Y drivers does make a small difference. Under the situation outlined so far, it would not be possible to achieve a 0V input or a full-scale input regardless of where the pointing device is on the touch screen because some voltage is lost across the internal switches. In addition, the internal switch resistance is unlikely to track the resistance of the touch screen, providing an additional source of error. This situation can be remedied as shown in Figure 15. By setting the SER/DFR bit LOW, the +REF and -REF inputs are connected directly to Y+ and Y-. This makes the A/D conversion ratiometric. The result of the conversion is always a percentage of the external resistance, regardless of how it changes in relation to the on-resistance of the internal switches. Note that there is an important consideration regarding power dissipation when using the ratiometric mode of operation, see the Power Dissipation section for more details. As a final note about the differential reference mode, it must be used with +VCC as the source of the +REF voltage and cannot be used with VREF. It is possible to use a high precision reference on VREF and single-ended reference mode for measurements which do not need to be ratiometric. Or, in some cases, it could be possible to power the converter directly from a precision reference. Most references can provide enough power for the ADS7843-Q1, but they might not be able to supply enough current for the external load (such as a resistive touch screen).




**Figure 15. Simplified Diagram of Differential Reference (SER/DFR LOW, Y Switches Enabled, X+ is Analog Input).**

**DIGITAL INTERFACE**

Figure 16 shows the typical operation of the ADS7843-Q1's digital interface. This diagram assumes that the source of the digital signals is a microcontroller or digital signal processor with a basic serial interface. Each communication between the processor and the converter consists of eight clock cycles. One complete conversion can be accomplished with three serial communications, for a total of 24 clock cycles on the DCLK input.

The first eight clock cycles are used to provide the control byte via the DIN pin. When the converter has enough information about the following conversion to set the input multiplexer, switches, and reference inputs appropriately, the converter enters the acquisition (sample) mode and, if needed, the internal switches are turned on. After three more clock cycles, the control byte is complete and the converter enters the conversion mode. At this point, the input sample-and-hold goes into the hold mode and the internal switches may turn off. The next 12th clock cycles accomplish the actual A/D conversion. If the conversion is ratiometric (SER/DFR LOW), the internal switches are on during the conversion. A 13th clock cycle is needed for the last bit of the conversion result. Three more clock cycles are needed to complete the last byte (DOUT will be LOW). These will be ignored by the converter.



**Figure 16. Conversion Timing, 24 Clocks per Conversion, 8-bit Bus Interface. No DCLK Delay Required with Dedicated Serial Port.**

**Control Byte**

See Figure 16 for the placement and order of the control bits within the control byte. Table 3 and Table 4 give detailed information about these bits. The first bit, the 'S' bit, must always be HIGH and indicates the start of the control byte. The ADS7843-Q1 will ignore inputs on the DIN pin until the start bit is detected. The next three bits (A2-A0) select the active input channel or channels of the input multiplexer (see Table 1 and Table 2 and Figure 13). The MODE bit determines the number of bits for each conversion, either 12 bits (LOW) or 8 bits (HIGH).

The SER/DFR bit controls the reference mode: either single-ended (HIGH) or differential (LOW). (The differential mode is also referred to as the ratiometric conversion mode.) In single-ended mode, the converter's reference voltage is always the difference between the VREF and GND pins. In differential mode, the reference voltage is the difference between the currently enabled switches. See Table 1 and Table 2 and Figure 13 through Figure 15 for more information. The last two bits (PD1-PD0) select the power-down mode as shown in Table 5. If both inputs

are HIGH, the device is always powered up. If both inputs are LOW, the device enters a power-down mode between conversions. When a new conversion

is initiated, the device will resume normal operation instantly—no delay is needed to allow the device to power up and the very first conversion will be valid. There are two power-down modes: one where PENIRQ is disabled and one where it is enabled.

**Table 3. Order of the Control Bits in the Control Byte**

| Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2                               | Bit 1 | Bit 0 (LSB) |
|-------------|-------|-------|-------|-------|-------------------------------------|-------|-------------|
| S           | A2    | A1    | A0    | MODE  | $\overline{\text{SER/D}}/\text{FR}$ | PD1   | PD0         |

### 16-Clocks per Conversion


The control bits for conversion  $n + 1$  can be overlapped with conversion 'n' to allow for a conversion every 16 clock cycles, as shown in [Figure 17](#). This figure also shows possible serial communication occurring with other serial peripherals between each byte transfer between the processor and the converter.

**Table 4. Descriptions of the Control Bits within the Control Byte**

| BIT | NAME                        | DESCRIPTION  |
|-----|-----------------------------|--|
| 7   | S                           | Start Bit. Control byte starts with first HIGH bit on DIN. A new control byte can start every 16th clock cycle in 12-bit conversion mode or every 12th clock cycle in 8-bit conversion mode. |
| 6-4 | A2-A0                       | Channel Select Bits. Along with the SER/DFR bit, these bits control the setting of the multiplexer input, switches, and reference inputs, see Tables I and II.                               |
| 3   | MODE                        | 12-Bit/8-Bit Conversion Select Bit. This bit controls the number of bits for the following conversion: 12 bits (LOW) or 8 bits (HIGH).   |
| 2   | $\overline{\text{SER/DFR}}$ | Single-Ended/Differential Reference Select Bit. Along with bits A2-A0, this bit controls the setting of the multiplexer input, switches, and reference inputs, see Tables I and II.          |
| 1-0 | PD1-PD0                     | Power-Down Mode Select Bits. See Table V for details.  |

**Table 5. Power-Down Selection**

| PD1 | PD0 | PENIRQ   | DESCRIPTION  |
|-----|-----|----------|--|
| 0   | 0   | Enabled  | Power-down between conversions. When each conversion is finished, the converter enters a low power mode. At the start of the next conversion, the device instantly powers up to full power. There is no need for additional delays to assure full operation and the very first conversion is valid. The Y– switch is on while in power-down. |
| 0   | 1   | Disabled | Same as mode 00, except PENIRQ is disabled. The Y– switch is off while in power-down mode.   |
| 1   | 0   | Disabled | Reserved for future use.   |
| 1   | 1   | Disabled | No power-down between conversions, device is always powered.   |



**Figure 17. Conversion Timing, 16 Clocks per Conversion, 8-bit Bus Interface. No DCLK Delay Required with Dedicated Serial Port.**

This is possible provided that each conversion completes within 1.6ms of starting. Otherwise, the signal that has been captured on the input sample-and-hold may droop enough to affect the conversion result. Note that the ADS7843-Q1 is fully powered while other serial communications are taking place during a conversion.

**Digital Timing**


Figure 19 and Table 6 provide detailed timing for the digital interface of the ADS7843-Q1.

**Table 6. Timing Specifications**  
 (+V<sub>CC</sub> = +2.7V and Above, T<sub>A</sub> = –40°C to +85°C, C<sub>LOAD</sub> = 50pF).

| SYMBOL           | DESCRIPTION                                  | MIN         | MAX | UNITS    |
|------------------|--|-------------|-----|----------|
| t <sub>ACQ</sub> | Acquisition Time                             | 1.5         |     | μs       |
| t <sub>DS</sub>  | DIN Valid Prior to DCLK Rising               | 100         |     | ns       |
| t <sub>DH</sub>  | DIN Hold After DCLK HIGH                     | 10          |     | ns       |
| t <sub>DO</sub>  | DCLK Falling to DOUT Valid                   |             | 200 | ns       |
| t <sub>DV</sub>  | $\overline{CS}$ Falling to DOUT Enabled      |             | 200 | ns       |
| t <sub>TR</sub>  | $\overline{CS}$ Rising to DOUT Disabled      |             | 200 | ns       |
| t <sub>CSS</sub> | $\overline{CS}$ Falling to First DCLK Rising | 100         |     | ns       |
| t <sub>CSH</sub> | $\overline{CS}$ Rising to DCLK Ignored       | 0           |     | ns       |
| t <sub>CH</sub>  | DCLK HIGH                                    | 200         |     | ns       |
| t <sub>CL</sub>  | DCLK LOW                                     | 200         |     | ns       |
| t <sub>BD</sub>  | DCLK Falling to BUSY Rising                  |             | 200 | ns       |
| t <sub>BDV</sub> | $\overline{CS}$ Falling to BUSY Enabled      |             | 200 | ns       |
| t <sub>BTR</sub> | $\overline{CS}$ Rising to BUSY Disabled      | 200 200 200 | 200 | ns ns ns |

## Data Format

The ADS7843-Q1 output data is in Straight Binary format, as shown in Figure 18. This figure shows the ideal output code for the given input voltage and does not include the effects of offset, gain, or noise.



NOTES: (1) Reference voltage at converter: +REF – (–REF). See Figure 2.  
(2) Input voltage at converter, after multiplexer: +IN – (–IN). See Figure 2

Figure 18. Ideal Input Voltages and Output Codes

## 8-Bit Conversion

The ADS7843-Q1 provides an 8-bit conversion mode that can be used when faster throughput is needed and the digital result is not as critical. By switching to the 8-bit mode, a conversion is complete four clock cycles earlier. This could be used in conjunction with serial interfaces that provide 12-bit transfers or two conversions could be accomplished with three 8-bit transfers. Not only does this shorten each conversion by four bits (25% faster throughput), but each conversion can actually occur at a faster clock rate. This is because the internal settling time of the ADS7843-Q1 is not as critical—settling to better than 8 bits is all that is needed. The clock rate can be as much as 50% faster. The faster clock rate and fewer clock cycles combine to provide a 2x increase in conversion rate.




Figure 19. Detailed Timing Diagram


## POWER DISSIPATION

There are two major power modes for the ADS7843-Q1: full power (PD1-PD0 = 11B) and auto power-down (PD1-PD0 = 00B). When operating at full speed and 16 clocks per conversion ( see Figure 17), the ADS7843-Q1 spends most of its time acquiring or converting. There is little time for auto power-down, assuming that this mode is active. Therefore, the difference between full power mode and auto power-

down is negligible. If the conversion rate is decreased by simply slowing the frequency of the DCLK input, the two modes remain approximately equal. However, if the DCLK frequency is kept at the maximum rate during a conversion but conversions are simply done less often, the difference between the two modes is dramatic.

Figure 20 shows the difference between reducing the DCLK frequency (“scaling” DCLK to match the conversion rate) or maintaining DCLK at the highest frequency and reducing the number of conversions per second. In the later case, the converter spends an increasing percentage of its time in power-down mode (assuming the auto power-down mode is active).

Another important consideration for power dissipation is the reference mode of the converter. In the single-ended reference mode, the converter’s internal switches are on only when the analog input voltage is being acquired (see Figure 16). Thus, the external device, such as a resistive touch screen, is only powered during the acquisition period. In the differential reference mode, the external device must be powered throughout the acquisition and conversion periods (see Figure 16). If the conversion rate is high, this could substantially increase power dissipation.



**Figure 20. Supply Current versus Directly Scaling the Frequency of DCLK with Sample Rate or Keeping DCLK at the Maximum Possible Frequency**

## LAYOUT

The following layout suggestions should provide the most optimum performance from the ADS7843-Q1. However, many portable applications have conflicting requirements concerning power, cost, size, and weight. In general, most portable devices have fairly “clean” power and grounds because most of the internal components are very low power. This situation would mean less bypassing for the converter’s power and less concern regarding grounding. Still, each situation is unique and the following suggestions should be reviewed carefully.

For optimum performance, care should be taken with the physical layout of the ADS7843-Q1 circuitry. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just

prior to latching the output of the analog comparator. Thus, during any single conversion for an ‘n-bit’ SAR converter, there are n ‘windows’ in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high-power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the DCLK input.

With this in mind, power to the ADS7843-Q1 should be clean and well bypassed. A 0.1µF ceramic bypass capacitor should be placed as close to the device as possible. A 1µF to 10µF capacitor may also be needed if the impedance of the connection between +VCC and the power supply is high. The reference should be similarly bypassed with a 0.1µF capacitor. If the reference voltage originates from an op amp, make sure that it can drive the bypass capacitor without oscillation. The ADS7843-Q1 draws very little current from the reference on average, but it does place larger demands on the reference circuitry over short periods of time (on each rising edge of DCLK during a conversion).

The ADS7843-Q1 architecture offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high frequency noise can be filtered out, voltage variation due to line frequency (50Hz or 60Hz) can be difficult to remove.

The GND pin should be connected to a clean ground point. In many cases, this will be the “analog” ground. Avoid connections which are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power-supply entry or battery connection point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

In the specific case of use with a resistive touch screen, care should be taken with the connection between the converter and the touch screen. Since resistive touch screens have fairly low resistance, the interconnection should be as short and robust as possible. Longer connections will be a source of error, much like the on-resistance of the internal switches. Likewise, loose connections can be a source of error when the contact resistance changes with flexing or vibrations.

---

**REVISION HISTORY**

| <b>Changes from Original (March, 2011) to Revision A</b>   | <b>Page</b> |
|--|-------------|
| <hr/> <ul style="list-style-type: none"><li>• Changed top-side marking from ADS7843Q to S7843Q. ....</li></ul> | <b>1</b>    |

---

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish | MSL Peak Temp<br>(3) | Op Temp (°C) | Top-Side Markings<br>(4) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|------------------|----------------------|--------------|--------------------------|-------------------------|
| ADS7843IDBQRQ1   | ACTIVE        | SSOP         | DBQ             | 16   | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR  | -40 to 125   | S7843Q                   | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ADS7843-Q1 :**

- Catalog: [ADS7843](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| ADS7843IDBQRQ1 | SSOP         | DBQ             | 16   | 2500 | 330.0              | 12.4               | 6.4     | 5.2     | 2.1     | 8.0     | 12.0   | Q1            |

TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal


| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ADS7843IDBQRQ1 | SSOP         | DBQ             | 16   | 2500 | 367.0       | 367.0      | 35.0        |

## GENERIC PACKAGE VIEW

DBQ 16


SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4073301-2/1




# DBQ0016A

# PACKAGE OUTLINE

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



4214846/A 03/2014

### NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MO-137, variation AB.

# EXAMPLE BOARD LAYOUT


DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.127 MM] THICK STENCIL  
SCALE:8X

4214846/A 03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View ADS7843IDBQRQ1](#) on WIN SOURCE

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management