



**THE DATASHEET OF
INA301A2QDGKTQ1**



INA301-Q1 36-V, Automotive, High-Speed, Zero-Drift, Voltage-Output Current-Shunt Monitor With High-Speed, Overcurrent Protection Comparator

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to $+125^{\circ}\text{C}$ Ambient Operating Temperature
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C6
- Wide Common-Mode Input Range: 0 V to 36 V
- Dual Output: Amplifier and Comparator Output
- High Accuracy Amplifier:
 - Offset Voltage: 35 μV (Max)
 - Offset Voltage Drift: 0.5 $\mu\text{V}/^{\circ}\text{C}$ (Max)
 - Gain Error: 0.1% (Max)
 - Gain Error Drift: 10 ppm/ $^{\circ}\text{C}$
- Available Amplifier Gains:
 - INA301A1-Q1: 20 V/V
 - INA301A2-Q1: 50 V/V
 - INA301A3-Q1: 100 V/V
- Programmable Alert Threshold Set Through a Single Resistor
- Total Alert Response Time: 1 μs
- Open-Drain Output With Both Transparent and Latching Modes
- Package: VSSOP-8

2 Applications

- Solenoid Control
- Low-Side Motor Monitoring
- Electronic Power Steering
- Power Seats
- Power Windows
- Body Control Modules
- Electronic Control Units
- Overcurrent Protection
- eFuses

3 Description

The INA301-Q1 includes both a high common-mode, current-sensing amplifier and a high-speed comparator configured to provide overcurrent protection by measuring the voltage developed across a current-sensing or current-shunt resistor and comparing that voltage to a defined threshold limit. This device features an adjustable limit-threshold range that is set using a single external limit-setting resistor. This current-shunt monitor measures differential voltage signals on common-mode voltages that can vary from 0 V up to 36 V, independent of the supply voltage.

The open-drain alert output can be configured to operate in either a transparent mode, where the output status follows the input state, or in a latched mode, where the alert output is cleared when the latch is reset. The device alert response time is under 1 μs , allowing for quick detection of overcurrent events.

This device operates from a single 2.7-V to 5.5-V supply, drawing a maximum supply current of 700 μA . The device is specified over the extended operating temperature range of -40°C to $+125^{\circ}\text{C}$, and is available in an 8-pin VSSOP package.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-----------|-------------------|
| INA301-Q1 | VSSOP (8) | 3.00 mm × 3.00 mm |

(1) For all available packages, see the package option addendum at the end of the data sheet.

Typical Application




Table of Contents

| | | | |
|--|-----------|--|-----------|
| 1 Features | 1 | 7.4 Device Functional Modes | 16 |
| 2 Applications | 1 | 8 Applications and Implementation | 18 |
| 3 Description | 1 | 8.1 Application Information | 18 |
| 4 Revision History | 2 | 8.2 Typical Application | 22 |
| 5 Pin Configuration and Functions | 3 | 9 Power Supply Recommendations | 24 |
| 6 Specifications | 4 | 10 Layout | 24 |
| 6.1 Absolute Maximum Ratings | 4 | 10.1 Layout Guidelines | 24 |
| 6.2 ESD Ratings | 4 | 10.2 Layout Example | 24 |
| 6.3 Recommended Operating Conditions | 4 | 11 Device and Documentation Support | 25 |
| 6.4 Thermal Information | 4 | 11.1 Documentation Support | 25 |
| 6.5 Electrical Characteristics | 5 | 11.2 Receiving Notification of Documentation Updates | 25 |
| 6.6 Typical Characteristics | 7 | 11.3 Community Resources | 25 |
| 7 Detailed Description | 13 | 11.4 Trademarks | 25 |
| 7.1 Overview | 13 | 11.5 Electrostatic Discharge Caution | 25 |
| 7.2 Functional Block Diagram | 13 | 11.6 Glossary | 25 |
| 7.3 Feature Description | 14 | 12 Mechanical, Packaging, and Orderable Information | 25 |


4 Revision History

Changes from Original (April 2016) to Revision A

Page

| | |
|---|----------|
| • Changed from product preview to production data | 1 |
|---|----------|

5 Pin Configuration and Functions



Pin Functions

| PIN | | I/O | DESCRIPTION |
|-----|---------------------------|----------------|--|
| NO. | NAME | | |
| 1 | VS | Analog | Power supply, 2.7 V to 5.5 V |
| 2 | OUT | Analog output | Output voltage |
| 3 | LIMIT | Analog input | Alert threshold limit input; see the Current-Limit Threshold section for details on setting the limit threshold. |
| 4 | GND | Analog | Ground |
| 5 | RESET | Digital input | Transparent or latch mode selection input |
| 6 | $\overline{\text{ALERT}}$ | Digital output | Overlimit alert, active-low, open-drain output |
| 7 | IN– | Analog input | Negative voltage input. Connect to load side of the shunt resistor. |
| 8 | IN+ | Analog input | Positive voltage input. Connect to supply side of the shunt resistor. |

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|---------------------------------------|---|-----------|---------------|------|
| Supply voltage, V_S | | | 6 | V |
| Analog inputs (IN+, IN-) | Differential ($V_{IN+} - V_{IN-}$) ⁽²⁾ | -40 | 40 | V |
| | Common-mode ⁽³⁾ | GND - 0.3 | 40 | |
| Analog input | LIMIT pin | GND - 0.3 | $(V_S) + 0.3$ | V |
| Analog output | OUT pin | GND - 0.3 | $(V_S) + 0.3$ | V |
| Digital input | RESET pin | GND - 0.3 | $(V_S) + 0.3$ | V |
| Digital output | $\overline{\text{ALERT}}$ pin | GND - 0.3 | 6 | V |
| Operating temperature, T_A | | -55 | 150 | °C |
| Junction temperature, T_J | | | 150 | °C |
| Storage temperature, T_{stg} | | -65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- pins, respectively.
- (3) Input voltage can exceed the voltage shown without causing damage to the device if the current at that pin is limited to 5 mA.

6.2 ESD Ratings

| | | VALUE | UNIT |
|--|--|-------|------|
| V_{ESD} Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-----|-----|-----|------|
| V_{CM} | Common-mode input voltage | | 12 | | V |
| V_S | Operating supply voltage | 2.7 | 5 | 5.5 | V |
| T_A | Operating free-air temperature | -40 | | 125 | °C |

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | INA301-Q1 | UNIT |
|-------------------------------|--|-------------|------|
| | | DGK (VSSOP) | |
| | | 8 PINS | |
| $R_{\theta\text{JA}}$ | Junction-to-ambient thermal resistance | 161.5 | °C/W |
| $R_{\theta\text{JC(top)}}$ | Junction-to-case (top) thermal resistance | 62.3 | °C/W |
| $R_{\theta\text{JB}}$ | Junction-to-board thermal resistance | 81.4 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 6.8 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 80 | °C/W |
| $R_{\theta\text{JC(bot)}}$ | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-} = 10\text{ mV}$, $V_S = 5\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, and $V_{\text{LIMIT}} = 2\text{ V}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------------|--|--|-----|-----------------------|-----------------------|------------------------------|
| INPUT | | | | | | |
| V_{CM} | Common-mode input voltage range | | 0 | | 36 | V |
| V_{IN} | Differential input voltage range | $V_{\text{IN}} = V_{\text{IN}+} - V_{\text{IN}-}$, INA301A1-Q1 | 0 | | 250 | mV |
| | | $V_{\text{IN}} = V_{\text{IN}+} - V_{\text{IN}-}$, INA301A2-Q1 | 0 | | 100 | |
| | | $V_{\text{IN}} = V_{\text{IN}+} - V_{\text{IN}-}$, INA301A3-Q1 | 0 | | 50 | |
| CMR | Common-mode rejection | INA301A1-Q1, $V_{\text{IN}+} = 0\text{ V to }36\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$ | 100 | 110 | | dB |
| | | INA301A2-Q1, $V_{\text{IN}+} = 0\text{ V to }36\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$ | 106 | 118 | | |
| | | INA301A3-Q1, $V_{\text{IN}+} = 0\text{ V to }36\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$ | 110 | 120 | | |
| V_{OS} | Offset voltage, RTI ⁽¹⁾ | INA301A1-Q1 | | ± 25 | ± 125 | μV |
| | | INA301A2-Q1 | | ± 15 | ± 50 | |
| | | INA301A3-Q1 | | ± 10 | ± 35 | |
| dV_{OS}/dT | Offset voltage drift, RTI ⁽¹⁾ | $T_A = -40^\circ\text{C to }+125^\circ\text{C}$ | | 0.1 | 0.5 | $\mu\text{V}/^\circ\text{C}$ |
| PSRR | Power-supply rejection ratio | $V_S = 2.7\text{ V to }5.5\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$ | | ± 0.1 | ± 10 | $\mu\text{V}/\text{V}$ |
| I_B | Input bias current | I_{B+} , I_{B-} | | 120 | | μA |
| I_{OS} | Input offset current | $V_{\text{SENSE}} = 0\text{ mV}$ | | ± 0.1 | | μA |
| OUTPUT | | | | | | |
| G | Gain | INA301A1-Q1 | | 20 | | V/V |
| | | INA301A2-Q1 | | 50 | | |
| | | INA301A3-Q1 | | 100 | | |
| Gain error | | INA301A1-Q1, $V_{\text{OUT}} = 0.5\text{ V to }V_S - 0.5\text{ V}$ | | $\pm 0.03\%$ | $\pm 0.1\%$ | |
| | | INA301A2-Q1, $V_{\text{OUT}} = 0.5\text{ V to }V_S - 0.5\text{ V}$ | | $\pm 0.05\%$ | $\pm 0.15\%$ | |
| | | INA301A3-Q1, $V_{\text{OUT}} = 0.5\text{ V to }V_S - 0.5\text{ V}$ | | $\pm 0.11\%$ | $\pm 0.2\%$ | |
| | | $T_A = -40^\circ\text{C to }125^\circ\text{C}$ | | 3 | 10 | |
| | Nonlinearity error | $V_{\text{OUT}} = 0.5\text{ V to }V_S - 0.5\text{ V}$ | | $\pm 0.01\%$ | | |
| | Maximum capacitive load | No sustained oscillation | | 500 | | pF |
| VOLTAGE OUTPUT | | | | | | |
| | Swing to V_S power-supply rail | $R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$ | | $V_S - 0.05$ | $V_S - 0.1$ | V |
| | Swing to GND | $R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$ | | $V_{\text{GND}} + 20$ | $V_{\text{GND}} + 30$ | mV |
| FREQUENCY RESPONSE | | | | | | |
| BW | Bandwidth | INA301A1-Q1 | | 550 | | kHz |
| | | INA301A2-Q1 | | 500 | | |
| | | INA301A3-Q1 | | 450 | | |
| SR | Slew rate | | | 4 | | V/ μs |
| NOISE, RTI⁽¹⁾ | | | | | | |
| | Voltage noise density | | | 30 | | nV/ $\sqrt{\text{Hz}}$ |

(1) RTI = referred-to-input.

Electrical Characteristics (continued)

 at $T_A = 25^\circ\text{C}$, $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-} = 10\text{ mV}$, $V_S = 5\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, and $V_{\text{LIMIT}} = 2\text{ V}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|---|------|------|------|---------------|
| COMPARATOR | | | | | | |
| t_p | Total alert propagation delay | Input overdrive = 1 mV | | 0.75 | 1 | μs |
| | Slew-rate-limited t_p | V_{OUT} step = 0.5 V to 4.5 V, $V_{\text{LIMIT}} = 4\text{ V}$ | | 1 | 1.5 | |
| I_{LIMIT} | Limit threshold output current | $T_A = 25^\circ\text{C}$ | 79.7 | 80 | 80.3 | μA |
| | | $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ | 79.2 | | 80.8 | |
| V_{OS} | Comparator offset voltage | INA301A1-Q1 | | 1 | 3.5 | mV |
| | | INA301A2-Q1 | | 1 | 4 | |
| | | INA301A3-Q1 | | 1.5 | 4.5 | |
| V_{HYS} | Hysteresis | INA301A1-Q1 | | 20 | | mV |
| | | INA301A2-Q1 | | 50 | | |
| | | INA301A3-Q1 | | 100 | | |
| V_{IH} | High-level input voltage | | 1.4 | | 6 | V |
| V_{IL} | Low-level input voltage | | 0 | | 0.4 | V |
| V_{OL} | Alert low-level output voltage | $I_{\text{OL}} = 3\text{ mA}$ | | 70 | 300 | mV |
| | $\overline{\text{ALERT}}$ pin leakage input current | $V_{\text{OH}} = 3.3\text{ V}$ | | 0.1 | 1 | μA |
| | Digital leakage input current | $0 \leq V_{\text{IN}} \leq V_S$ | | 1 | | μA |
| POWER SUPPLY | | | | | | |
| I_Q | Quiescent current | $V_{\text{SENSE}} = 0\text{ mV}$, $T_A = 25^\circ\text{C}$ | | 500 | 650 | μA |
| | | $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ | | | 700 | |

6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and alert pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)




Figure 1. Input Offset Voltage Distribution (INA301A1-Q1)




Figure 2. Input Offset Voltage Distribution (INA301A2-Q1)




Figure 3. Input Offset Voltage Distribution (INA301A3-Q1)




Figure 4. Input Offset Voltage vs Temperature




Figure 5. Common-Mode Rejection Ratio Distribution (INA301A1-Q1)










Figure 6. Common-Mode Rejection Ratio Distribution (INA301A2-Q1)

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and alert pullup resistor = 10 k Ω (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and alert pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)




Figure 13. Gain Error vs Temperature




Figure 14. Gain vs Frequency




Figure 15. Power-Supply Rejection Ratio vs Frequency




Figure 16. Output Voltage Swing vs Output Current




Figure 17. Input Bias Current vs Common-Mode Voltage




Figure 18. Input Bias Current vs Common-Mode Voltage

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and alert pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)




Figure 19. Input Bias Current vs Temperature




Figure 20. Quiescent Current vs Supply Voltage




Figure 21. Quiescent Current vs Temperature




Figure 22. Input-Referred Voltage Noise vs Frequency





Figure 23. 0.1-Hz to 10-Hz Referred-to-Input Voltage Noise




4- V_{PP} output step

Figure 24. Voltage Output Rising Step Response

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and alert pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)



4- V_{PP} output step

Figure 25. Voltage Output Falling Step Response




Figure 26. Common-Mode Voltage Transient Response




Figure 27. Start-Up Response




Figure 28. Limit Current Source vs Temperature




Figure 29. Total Propagation Delay (INA301A1-Q1)




Figure 30. Total Propagation Delay (INA301A2-Q1)

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and alert pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)





Figure 31. Total Propagation Delay (INA301A3-Q1)



$V_{OD} = 1\text{ mV}$

Figure 32. Comparator Propagation Delay vs Temperature




Figure 33. Comparator Alert V_{OL} vs I_{OL}




Figure 34. Hysteresis vs Temperature




Figure 35. Comparator Reset Response

7 Detailed Description


7.1 Overview

The INA301-Q1 is a 36-V common-mode, zero-drift topology, current-sensing amplifier that can be used in both low-side and high-side configurations. These specially-designed, current-sensing amplifiers are able to accurately measure voltages developed across current-sensing resistors (also known as current-shunt resistors) on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 36 V, and the device can be powered from supply voltages as low as 2.7 V. The device can also withstand the full 36-V common-mode voltage at the input pins when the supply voltage is removed without causing damage.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as 35 μV with a temperature contribution of only 0.5 $\mu\text{V}/^\circ\text{C}$ over the full temperature range of -40°C to $+125^\circ\text{C}$. The low total offset voltage of the INA301-Q1 enables smaller current-sense resistor values to be used, and allows for a more efficient system operation without sacrificing measurement accuracy resulting from the smaller input signal.

The INA301-Q1 uses a single external resistor to allow for a simple method of setting the corresponding current threshold level for the device to use for out-of-range comparison. Combining the precision measurement of the current-sense amplifier and the onboard comparator enables an all-in-one overcurrent detection device. This combination creates a highly-accurate solution that is capable of fast detection of out-of-range conditions, and allows the system to take corrective actions to prevent potential component or system-wide damage.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Alert Output (ALERT Pin)

The device $\overline{\text{ALERT}}$ pin is an active-low, open-drain output that is designed to be pulled low when the input conditions are detected to be out-of-range. Add a 10-k Ω pullup resistor from $\overline{\text{ALERT}}$ pin to the supply voltage. This open-drain pin can be pulled up to a voltage beyond the V_S supply voltage, but must not exceed 5.5 V.

Figure 36 shows the alert output response of the internal comparator. When the output voltage of the amplifier is less than the voltage developed at the LIMIT pin, the comparator output is in the default high state. When the amplifier output voltage exceeds the threshold voltage set at the LIMIT pin, the comparator output becomes active and pulls low. This active low output indicates that the measured signal at the amplifier input has exceeded the programmed threshold level, indicating an overcurrent or out-of-range condition has occurred.




Figure 36. Overcurrent Alert Response

7.3.2 Current-Limit Threshold

The INA301-Q1 determines if an overcurrent event is present by comparing the amplified measured voltage developed across the current-sensing resistor to the corresponding signal developed at the LIMIT pin. The threshold voltage for the LIMIT pin is set using a single external resistor, or by connecting an external voltage source to the LIMIT pin.

7.3.2.1 Resistor-Controlled Current Limit

The typical method for setting the limit threshold voltage is to connect a resistor from the LIMIT pin to ground. The value of this resistor, R_{LIMIT} , is chosen in order to create a corresponding voltage at the LIMIT pin equivalent to the output voltage, V_{OUT} , when the maximum desired load current is flowing through the current-sensing resistor. An internal 80- μA current source is connected to the LIMIT pin to create a corresponding voltage used to compare to the amplifier output voltage, depending on the value of the R_{LIMIT} resistor.

In the equations from Table 1, V_{TRIP} represents the overcurrent threshold that the device is programmed to monitor, and V_{LIMIT} is the programmed signal set to detect the V_{TRIP} level.

Table 1. Calculating the Threshold-Limit-Setting Resistor, R_{LIMIT}

| PARAMETER | | EQUATION |
|--------------------|--|--|
| V_{TRIP} | V_{OUT} at the desired-current trip value | $I_{\text{LOAD}} \times R_{\text{SENSE}} \times \text{Gain}$ |
| V_{LIMIT} | Threshold limit voltage | $V_{\text{LIMIT}} = V_{\text{TRIP}}$ |
| | | $I_{\text{LIMIT}} \times R_{\text{LIMIT}}$ |
| R_{LIMIT} | Threshold limit-setting resistor value | $V_{\text{LIMIT}} / I_{\text{LIMIT}}$ |
| | | $V_{\text{LIMIT}} / 80 \mu\text{A}$ |

7.3.2.1.1 Resistor-Controlled, Current-Limit Example

If the current level indicating an out-of-range condition is present is 20 A, and the current-sense resistor value is 10 mΩ, then the input threshold signal is 200 mV. The INA301A1-Q1 has a gain of 20, therefore, the resulting output voltage at the 20-A input condition is 4 V. The value for R_{LIMIT} is selected to allow the device to detect to this 20-A threshold, indicating an overcurrent event occurred. When the INA301-Q1 detects this out-of-range condition, the $\overline{\text{ALERT}}$ pin asserts and pulls low. For this example, to detect a 4-V level, the value of R_{LIMIT} is calculated to be 50 kΩ, as shown in Table 2.

Table 2. Example of Calculating the Limit Threshold Setting Resistor, R_{LIMIT}

| PARAMETER | | EQUATION |
|--------------------|--|--|
| V _{TRIP} | V _{OUT} at the desired current trip value | $I_{\text{LOAD}} \times R_{\text{SENSE}} \times \text{Gain}$ ↓ $20 \text{ A} \times 10 \text{ m}\Omega \times 20 \text{ V/V} = 4 \text{ V}$ |
| V _{LIMIT} | Threshold limit voltage | $V_{\text{LIMIT}} = V_{\text{TRIP}}$ |
| R _{LIMIT} | Threshold limit-setting resistor value | $I_{\text{LIMIT}} \times R_{\text{LIMIT}}$ ↓ $V_{\text{LIMIT}} / I_{\text{LIMIT}}$ ↓ $4 \text{ V} / 80 \mu\text{A} = 50 \text{ k}\Omega$ |

7.3.2.2 Voltage-Source-Controlled Current Limit

Another method for setting the limit voltage is to connect the LIMIT pin to a programmable digital-to-analog converter (DAC) or other external voltage source. The benefit of this method is the ability to adjust the current-limit threshold to account for different threshold voltages that are used for different system operating conditions. For example, this method can be used in a system that has one current-limit threshold level that must be monitored during a power-up sequence, but different threshold levels that must be monitored during other system operating modes.

In Table 3, V_{TRIP} represents the overcurrent threshold that the device is programmed to monitor, and V_{SOURCE} is the programmed signal set to detect the V_{TRIP} level.

Table 3. Calculating the Limit Threshold Voltage Source, V_{SOURCE}

| PARAMETER | | EQUATION |
|---------------------|--|--|
| V _{TRIP} | V _{OUT} at the desired current trip value | $I_{\text{LOAD}} \times R_{\text{SENSE}} \times \text{Gain}$ |
| V _{SOURCE} | Threshold limit voltage | $V_{\text{SOURCE}} = V_{\text{TRIP}}$ |

7.3.3 Hysteresis

The onboard comparator in the INA301-Q1 reduces the possibility of oscillations in the alert output when the measured signal level is near the overlimit threshold level because of noise. When the output voltage (V_{OUT}) exceeds the voltage developed at the LIMIT pin, the $\overline{\text{ALERT}}$ pin is asserted and pulls low. The output voltage must drop below the LIMIT pin threshold voltage by the gain-dependent hysteresis level in order for the $\overline{\text{ALERT}}$ pin to deassert and return to the nominal high state, as shown in Figure 37.




Figure 37. Typical Comparator Hysteresis

7.4 Device Functional Modes

7.4.1 Alert Mode

The device has two output operating modes, transparent and latched, that are selected based on the RESET pin setting. These modes change how the ALERT pin responds following an alert when the overcurrent condition is removed.

7.4.1.1 Transparent Output Mode

The device is set to transparent mode when the RESET pin is pulled low, thus allowing the output alert state to change and follow the input signal with respect to the programmed alert threshold. For example, when the differential input signal rises above the alert threshold, the ALERT output pin is pulled low. As soon as the differential input signal drops below the alert threshold, the output returns to the default high-output state. A common implementation using the device in transparent mode is to connect the ALERT pin to a hardware interrupt input on a microcontroller. As soon as an overcurrent condition is detected and the ALERT pin is pulled low, the hardware interrupt input detects the output-state change, and the microcontroller can begin to make changes to the system operation required to address the overcurrent condition. Under this configuration, the ALERT pin transition from high to low is captured by the microcontroller so that the output can return to the default high state when the overcurrent event is removed.

7.4.1.2 Latch Output Mode

Some applications do not have the functionality available to continuously monitor the state of the output ALERT pin to detect an overcurrent condition as described in the [Transparent Output Mode](#) section. A typical example of this application is a system that is only able to poll the ALERT pin state periodically to determine if the system is functioning correctly. If the device is set to transparent mode in this type of application, the state change of the ALERT pin might be missed when ALERT is pulled low to indicate an out-of-range event, if the out-of-range condition does not appear during one of these periodic polling events. Latch mode is specifically intended to accommodate these applications.

The INA301-Q1 is placed into the corresponding output modes based on the signal connected to RESET, as shown in [Table 4](#). The difference between latch mode and transparent mode is how the ALERT pin responds when an overcurrent event ends. In transparent mode (RESET = low), when the differential input signal drops below the limit threshold level after the ALERT pin asserts because of an overcurrent event, the ALERT pin state returns to the default high setting to indicate that the overcurrent event has ended.

Table 4. Output Mode Settings

| OUTPUT MODE | RESET PIN SETTING |
|------------------|-------------------|
| Transparent mode | RESET = low |
| Latch mode | RESET = high |

In latch mode (RESET = high), when an overlimit condition is detected and the ALERT pin is pulled low, the ALERT pin does not return to the default high state when the differential input signal drops below the alert threshold level. In order to clear the alert, pull the RESET pin low for at least 100 ns. Pulling the RESET pin low allows the ALERT pin to return to the default high level, provided that the differential input signal has dropped below the alert threshold. If the input signal is still greater than the threshold limit when the RESET pin is pulled low, the ALERT pin remains low. When the alert condition is detected by the system controller, the RESET pin can be set back to high in order to place the device back in latch mode.

The latch and transparent modes represented in Figure 38 show that when V_{IN} drops back below the V_{LIMIT} threshold for the first time, the RESET pin is pulled high. With the RESET pin is pulled high, the device is set to latch mode, so that the \overline{ALERT} pin output state does not return high when the input signal drops below the V_{LIMIT} threshold. Only when the RESET pin is pulled low does the \overline{ALERT} pin return to the default high level, thus indicating that the input signal is below the limit threshold. When the input signal drops below the limit threshold for the second time, the RESET pin is already pulled low. The device is set to transparent mode at this point and the \overline{ALERT} pin is pulled back high as soon as the input signal drops below the alert threshold.




Figure 38. Transparent Mode vs Latch Mode

8 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The INA301-Q1 enables easy configuration to detect overcurrent conditions in an application. This device is individually targeted towards unidirectional overcurrent detection of a single threshold. However, this device can also be paired with additional INA301-Q1 devices and circuitry to create more complex monitoring functional blocks.

8.1.1 Selecting a Current-Sensing Resistor

The INA301-Q1 measures the differential voltage developed across a resistor when current flows through the component in order to determine if the current being monitored exceeds a defined limit. This resistor is commonly referred to as a *current-sensing resistor* or a *current-shunt resistor*, with each term commonly used interchangeably. The flexible design of this device allows for measuring a wide differential input signal range across the current-sensing resistor.

Selecting the value of this current-sensing resistor is primarily based on two factors: the required accuracy of the current measurement, and the allowable power dissipation across the current-sensing resistor. Larger voltages developed across this resistor allow for more accurate measurements to be made. Amplifiers have fixed internal errors that are largely dominated by the inherent input offset voltage. When the input signal decreases, these fixed internal amplifier errors become a larger portion of the measurement and increase the uncertainty in the measurement accuracy. When the input signal increases, the measurement uncertainty is reduced because the fixed errors are a smaller percentage of the signal being measured. Therefore, the use of larger-value, current-sensing resistors inherently improves measurement accuracy.

However, a system design trade-off must be evaluated through the use of larger input signals that improve measurement accuracy. Increasing the current sense resistor value results in an increase in power dissipation across the current-sensing resistor, and also increases the differential voltage developed across the resistor when current passes through the component. This increase in voltage across the resistor increases the power that the resistor must be able to dissipate. Decreasing the value of the current-shunt resistor reduces the power dissipation requirements of the resistor, but increases the measurement errors resulting from the decreased input signal. Selecting the optimal value for the shunt resistor requires factoring both the accuracy requirement for the specific application, and the allowable power dissipation of this component.

Low-ohmic-value resistors enable large currents to be accurately monitored with the INA301-Q1. An increasing number of very low-ohmic-value resistors are becoming more widely available, with values of 200 $\mu\Omega$ and less, and power dissipations of up to 5 W.

Application Information (continued)

8.1.1.1 Selecting a Current-Sensing Resistor Example

In this example, the trade-offs involved in selecting a current-sensing resistor are described. This example requires 2.5% accuracy for detecting a 10-A overcurrent event, with only 250 mW of allowable power dissipation across the current-sensing resistor at the full-scale current level. Although the maximum power dissipation is defined as 250 mW, a lower dissipation is preferred in order to improve system efficiency. Some initial assumptions are made that are used in this example:

- the limit-setting resistor (R_{LIMIT}) is a 1% component
- the maximum tolerance specification for the internal threshold setting current source (0.5%) is used

Given the total error budget of 2.5%, up to 1% of error is available to be attributed to the measurement error of the device under these conditions.

As shown in [Table 5](#), the maximum value calculated for the current-sensing resistor with these requirements is 2.5 mΩ. Although this value satisfies the maximum power dissipation requirement of 250 mW, headroom is available from the 2.5% maximum total overcurrent detection error in order to reduce the value of the current-sensing resistor, and reduce the power dissipation further. Selecting a 1.5-mΩ, current-sensing resistor value offers a good tradeoff for reducing the power dissipation in this scenario by approximately 40% while still remaining within the accuracy region.

Table 5. Calculating the Current-Sensing Resistor, R_{SENSE}

| PARAMETER | | EQUATION | VALUE | UNIT |
|----------------------|--------------------------------------|--|-------|------|
| I_{MAX} | Maximum current | | 10 | A |
| P_{D_MAX} | Maximum allowable power dissipation | | 250 | mW |
| R_{SENSE_MAX} | Maximum allowable R_{SENSE} | P_{D_MAX} / I_{MAX}^2 | 2.5 | mΩ |
| V_{OS} | Offset voltage | | 150 | μV |
| V_{OS_ERROR} | Initial offset voltage error | $(V_{OS} / (R_{SENSE_MAX} \times I_{MAX}) \times 100$ | 0.6% | |
| E_G | Gain error | | 0.25% | |
| $ERROR_{TOTAL}$ | Total measurement error | $\sqrt{(V_{OS_ERROR}^2 + E_G^2)}$ | 0.65% | |
| | Allowable current threshold accuracy | | 2.5% | |
| $ERROR_{INITIAL}$ | Initial threshold error | I_{LIMIT} Tolerance + R_{LIMIT} Tolerance | 1.5% | |
| $ERROR_{AVAILABLE}$ | Maximum allowable measurement error | Maximum Error – $ERROR_{INITIAL}$ | 1% | |
| $V_{OS_ERROR_MAX}$ | Maximum allowable offset error | $\sqrt{(ERROR_{AVAILABLE}^2 - E_G^2)}$ | 0.97% | |
| V_{DIFF_MIN} | Minimum differential voltage | $V_{OS} / V_{OS_ERROR_MAX}$ (1%) | 15 | mV |
| R_{SENSE_MIN} | Minimum sense resistor value | V_{DIFF_MIN} / I_{MAX} | 1.5 | mΩ |
| P_{D_MIN} | Minimum power dissipation | $R_{SENSE_MIN} \times I_{MAX}^2$ | 150 | mW |

8.1.2 Input Filtering

External system noise can significantly affect the ability of a comparator to accurately measure and detect whether input signals exceed the reference threshold levels and reliably indicate overrange conditions. The most obvious effect that external noise has on the operation of a comparator is to cause a false-alert condition. If a comparator detects a large noise transient coupled into the signal, the device can easily interpret this transient as an overrange condition.

External filtering helps reduce the amount of noise that reaches the comparator, and thus reduce the likelihood of a false alert from occurring. The tradeoff to adding this noise filter is that the alert response time is increased because of the input signal being filtered along with the noise. [Figure 39](#) shows the implementation of an input filter for the device.




Figure 39. Input Filter

Limiting the input resistance this filter is important because this resistance can have a significant affect on the input signal that reaches the device input pins because of the device input bias currents. A typical system implementation involves placing the current-sensing resistor very near the device so that the traces are very short and the trace impedance is very small. This layout helps reduce the ability of coupling additional noise into the measurement. Under these conditions, the characteristics of the input bias currents have minimal affect on device performance.

As illustrated in [Figure 40](#), the input bias currents increase in opposite directions when the differential input voltage increases. This increase results from a device design that allows common-mode input voltages to far exceed the device supply voltage range. With input filter resistors now placed in series with these unequal input bias currents, there are unequal voltage drops developed across these input resistors. The difference between these two voltage drops appears as an added signal that, in this case, subtracts from the voltage developed across the current-sensing resistor, thus reducing the signal that reaches the device input pins. Smaller-value input resistors reduce this effect of signal attenuation to allow for a more accurate measurement.




Figure 40. Input Bias Current vs Differential Input Voltage

For example, with a differential voltage of 10 mV developed across a current-sensing resistor and using 20-Ω resistors, the differential signal that actually reaches the device is 9.85 mV. A measurement error of 1.5% is created as a result of these external input filter resistors. Use 10-Ω input filter resistors instead of the 20-Ω resistors to reduce this added error from 1.5% down to 0.75%.

8.1.3 INA301-Q1 Operation With Common-Mode Voltage Transients Greater Than 36 V

With a small amount of additional circuitry, the INA301-Q1 can be used in circuits subject to transients greater than 36 V. Use only Zener diodes or Zener-type transient absorbers (sometimes referred to as *transzorb*s). Any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the zener diode, as shown in Figure 41. Keep these resistors as small as possible; preferably, 10 Ω or less. Larger values can be used, but with an additional induced error resulting from less signal reaching the device input pins. Because this circuit limits only short-term transients, many applications are satisfied with a 10-Ω resistor along with conventional Zener diodes of the lowest power rating available. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.





Figure 41. Transient Protection

8.2 Typical Application

Although this device is only able to measure current through a current-sensing resistor flowing in one direction, a second INA301-Q1 can be used to create a bidirectional monitor, as shown in Figure 42.



Copyright © 2016, Texas Instruments Incorporated

Figure 42. Bidirectional Application

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 6 as the input parameters.

Table 6. Design Parameters

| DESIGN PARAMETERS | EXAMPLE VALUE |
|----------------------|---------------|
| Supply voltage | 3.3 V |
| Common-mode voltage | 12 V |
| Voltage gain | 100 V/V |
| Sense resistance | 5 mΩ |
| Source-current swing | –2 A to +2 A |
| Voltage trip points | –1 A and +1 A |

8.2.2 Detailed Design Procedure

First, reverse the input pins of the second INA301-Q1 across the current-sensing resistor. The second device is now able to detect current flowing in the other direction relative to the first device.

Then, select limit resistors to set the voltage trip points by using the equations in [Table 1](#). For this application example, these equations give a value of 6.25 kΩ for both limit resistors.

Connect the outputs of each device to an AND gate in order to detect if either of the limit threshold levels are exceeded. As shown in [Table 7](#), the output of the AND gate is high if neither overcurrent limit thresholds are exceeded. A low output state of the AND gate indicates that either the positive overcurrent limit or the negative overcurrent limit are surpassed.

Table 7. Bidirectional Overcurrent Output Status

| OCP STATUS | OUTPUT |
|------------|--------|
| OCP+ | 0 |
| OCP- | 0 |
| No OCP | 1 |

8.2.3 Application Curve

[Figure 43](#) shows two INA301-Q1 devices being used in a bidirectional configuration and an output control circuit to detect if one of the two alerts is exceeded.




Figure 43. Bidirectional Application Curve

9 Power Supply Recommendations

The device input circuitry accurately measures signals on common-mode voltages beyond the power-supply voltage, V_S . For example, the voltage applied to the VS power-supply pin can be 5 V, whereas the load power-supply voltage being monitored (V_{CM}) can be as high as 36 V. Also, the device withstands the full -0.3-V to 36-V range at the input pins, regardless of whether the device has power applied or not.


Power-supply bypass capacitors are required for stability and must be placed as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is $0.1\ \mu\text{F}$. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

10 Layout

10.1 Layout Guidelines

- Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is $0.1\ \mu\text{F}$. Add more decoupling capacitance to compensate for noisy or high-impedance power supplies.
- Connect R_{LIMIT} to the ground pin as directly as possible in order to limit additional capacitance on this node. If possible, route this connection to the same plane in order to avoid vias to internal planes. If the connection cannot be routed on the same plane and must pass through vias, make sure that a path is routed from R_{LIMIT} back to the ground pin, and that R_{LIMIT} is not simply connected directly to a ground plane.
- Pull up the open-drain output pin to the supply voltage rail through a $10\text{-k}\Omega$ pull-up resistor.

10.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

NOTE: Connect the limit resistor directly to the GND pin.

Figure 44. Recommended Layout

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

[INA301EVM User Guide](#) (SBOU154)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| INA301A1QDGKRQ1 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGG6 | Samples |
| INA301A1QDGKTQ1 | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGG6 | Samples |
| INA301A2QDGKRQ1 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGK6 | Samples |
| INA301A2QDGKTQ1 | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGK6 | Samples |
| INA301A3QDGKRQ1 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGJ6 | Samples |
| INA301A3QDGKTQ1 | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGJ6 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA301-Q1 :

- Catalog: [INA301](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| INA301A1QDGKRQ1 | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| INA301A1QDGKTQ1 | VSSOP | DGK | 8 | 250 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| INA301A2QDGKRQ1 | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| INA301A2QDGKTQ1 | VSSOP | DGK | 8 | 250 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| INA301A3QDGKRQ1 | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| INA301A3QDGKTQ1 | VSSOP | DGK | 8 | 250 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| INA301A1QDGKRQ1 | VSSOP | DGK | 8 | 2500 | 366.0 | 364.0 | 50.0 |
| INA301A1QDGKTQ1 | VSSOP | DGK | 8 | 250 | 366.0 | 364.0 | 50.0 |
| INA301A2QDGKRQ1 | VSSOP | DGK | 8 | 2500 | 366.0 | 364.0 | 50.0 |
| INA301A2QDGKTQ1 | VSSOP | DGK | 8 | 250 | 366.0 | 364.0 | 50.0 |
| INA301A3QDGKRQ1 | VSSOP | DGK | 8 | 2500 | 366.0 | 364.0 | 50.0 |
| INA301A3QDGKTQ1 | VSSOP | DGK | 8 | 250 | 366.0 | 364.0 | 50.0 |



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| | |
|------------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community

e2e.ti.com

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View INA301A2QDGKTQ1 on WIN SOURCE](#)

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management