



**THE DATASHEET OF
SN75LBC176DRG4**



SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010


description (continued)

The SN55LBC176, SN65LBC176, SN65LBC176Q, and SN75LBC176 combine a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can externally connect together to function as a direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. Very low device supply current can be achieved by disabling the driver and the receiver.


These transceivers are suitable for ANSI Standard TIA/EIA-485 (RS-485) and ISO 8482 applications to the extent that they are specified in the operating conditions and characteristics section of this data sheet. Certain limits contained in TIA/EIA-485-A and ISO 8482:1987 (E) are not met or cannot be tested over the entire military temperature range.

The SN55LBC176 is characterized for operation from -55°C to 125°C . The SN65LBC176 is characterized for operation from -40°C to 85°C , and the SN65LBC176Q is characterized for operation from -40°C to 125°C . The SN75LBC176 is characterized for operation from 0°C to 70°C .

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


AVAILABLE OPTIONS

| T_A | PACKAGE | PART NUMBER | PART MARKING |
|----------------|---------|---------------|---------------|
| 0°C to 70°C | SOP | SN75LBC176D | 7LB176 |
| | PDIP | SN75LBC176P | 75LBC176 |
| -40°C to 85°C | SOP | SN65LBC176D | 6LB176 |
| | PDIP | SN65LBC176P | 65LBC176 |
| -40°C to 125°C | SOP | SN65LBC176QD | LB176Q |
| | SOP | SN65LBC176QDR | LB176Q |
| -55°C to 125°C | LCCC | SNJ55LBC176FK | SNJ55LBC176FK |
| | CDIP | SNJ55LBC176JG | SNJ55LBC176 |

SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

schematics of inputs and outputs



absolute maximum ratings†

| | |
|--|------------------------------|
| Supply voltage, V_{CC} (see Note 1) | 7 V |
| Voltage range at any bus terminal | -10 V to 15 V |
| Input voltage, V_I (D, DE, R, or \overline{RE}) | -0.3 V to $V_{CC} + 0.5$ V |
| Receiver output current, I_O | ± 10 mA |
| Continuous total power dissipation | See Dissipation Rating Table |
| Storage temperature range, T_{stg} | -65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

| PACKAGE | THERMAL MODEL | $T_A < 25^\circ\text{C}$ POWER RATING | DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$ | $T_A = 70^\circ\text{C}$ POWER RATING | $T_A = 85^\circ\text{C}$ POWER RATING | $T_A = 110^\circ\text{C}$ POWER RATING |
|---------|-------------------|--|---|--|--|---|
| D | Low K^\ddagger | 526 mW | 5.0 mW/°C | 301 mW | 226 mW | — |
| | High K^\ddagger | 882 mW | 8.4 mW/°C | 504 mW | 378 mW | — |
| P | | 840 mW | 8.0 mW/°C | 480 mW | 360 mW | — |
| JG | | 1050 mW | 8.4 mW/°C | 672 mW | 546 mW | 210 mW |
| FK | | 1375 mW | 11.0 mW/°C | 880 mW | 715 mW | 440 mW |

† In accordance with the low effective thermal conductivity metric definitions of EIA/JESD 51-3.

‡ In accordance with the high effective thermal conductivity metric definitions of EIA/JESD 51-7.



SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|--|----------------------------|------|-----|------|--------------|
| Supply voltage, V_{CC} | | 4.75 | 5 | 5.25 | V |
| Voltage at any bus terminal (separately or common mode), V_I or V_{IC} | | -7 | | 12 | V |
| High-level input voltage, V_{IH} | D, DE, and \overline{RE} | 2 | | | V |
| Low-level input voltage, V_{IL} | D, DE, and \overline{RE} | | | 0.8 | V |
| Differential input voltage, V_{ID} (see Note 2) | | -12 | | 12 | V |
| High-level output current, I_{OH} | Driver | -60 | | | mA |
| | Receiver | -400 | | | μ A |
| Low-level output current, I_{OL} | Driver | | | 60 | mA |
| | Receiver | | | 8 | |
| Junction temperature, T_J | | | | 140 | $^{\circ}$ C |
| Operating free-air temperature, T_A | SN55LBC176 | -55 | | 125 | $^{\circ}$ C |
| | SN65LBC176 | -40 | | 85 | |
| | SN65LBC176Q | -40 | | 125 | |
| | SN75LBC176 | 0 | | 70 | |

NOTE 2: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | MAX | UNIT | |
|------------------|---|---|---|-------------------------------------|------|---------------|----|
| V_{IK} | Input clamp voltage | $I_I = -18 \text{ mA}$ | | -1.5 | | V | |
| V_O | Output voltage | $I_O = 0$ | | 0 | 6 | V | |
| $ V_{OD1} $ | Differential output voltage | $I_O = 0$ | | 1.5 | 6 | V | |
| $ V_{OD2} $ | Differential output voltage | $R_L = 54 \Omega$, See Note 3 | See Figure 1, | 55LBC176, 65LBC176, 65LBC176Q | 1.1 | V | |
| | | | | 75LBC176 | 1.5 | | 5 |
| V_{OD3} | Differential output voltage | $V_{\text{test}} = -7 \text{ V to } 12 \text{ V}$, See Note 3 | See Figure 2, | 55LBC176, 65LBC176, 65LBC176Q | 1.1 | V | |
| | | | | 75LBC176 | 1.5 | | 5 |
| $\Delta V_{OD} $ | Change in magnitude of differential output voltage [†] | $R_L = 54 \Omega$ or 100Ω , See Figure 1 | | -0.2 | 0.2 | V | |
| V_{OC} | Common-mode output voltage | | | -1 | 3 | V | |
| $\Delta V_{OC} $ | Change in magnitude of common-mode output voltage [†] | | | -0.2 | 0.2 | V | |
| I_O | Output current | Output disabled, See Note 4 | $V_O = 12 \text{ V}$ | 1 | | mA | |
| | | | $V_O = -7 \text{ V}$ | -0.8 | | | |
| I_{IH} | High-level input current | $V_I = 2.4 \text{ V}$ | | -100 | | μA | |
| I_{IL} | Low-level input current | $V_I = 0.4 \text{ V}$ | | -100 | | μA | |
| I_{OS} | Short-circuit output current | $V_O = -7 \text{ V}$ | | -250 | | mA | |
| | | $V_O = 0$ | | -150 | | | |
| | | $V_O = V_{CC}$ | | 250 | | | |
| | | $V_O = 12 \text{ V}$ | | | | | |
| I_{CC} | Supply current | $V_I = 0$ or V_{CC} , No load | Receiver disabled and driver enabled | 55LBC176, 65LBC176Q | 1.75 | | mA |
| | | | | 65LBC176, 75LBC176 | 1.5 | | |
| | | | Receiver and driver disabled | 55LBC176, 65LBC176Q | 0.25 | | |
| | | | | 65LBC176, 75LBC176 | 0.2 | | |

[†] $\Delta|V_{OD}|$ and $\Delta|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input changes from a high level to a low level.

- NOTES: 3. This device meets the V_{OD} requirements of TIA/EIA-485-A above 0°C only.
4. This applies for both power on and off; refer to TIA/EIA-485-A for exact conditions.



SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

| PARAMETER | TEST CONDITIONS | SN55LBC176 SN65LBC176Q | | | SN65LBC176 SN75LBC176 | | | UNIT |
|--|---|---------------------------|-----|-----|--------------------------|------|-----|------|
| | | MIN | TYP | MAX | MIN | TYP† | MAX | |
| $t_{d(OD)}$ Differential output delay time | $R_L = 54 \Omega$, $C_L = 50 \text{ pF}$, See Figure 3 | 8 | | 31 | 8 | | 25 | ns |
| $t_{t(OD)}$ Differential output transition time | | | 12 | | | 12 | | ns |
| $t_{sk(p)}$ Pulse skew ($ t_{d(ODH)} - t_{d(ODL)} $) | | | | 6 | | 0 | 6 | ns |
| t_{PZH} Output enable time to high level | $R_L = 110 \Omega$, See Figure 4 | | | 65 | | | 35 | ns |
| t_{PZL} Output enable time to low level | $R_L = 110 \Omega$, See Figure 5 | | | 65 | | | 35 | ns |
| t_{PHZ} Output disable time from high level | $R_L = 110 \Omega$, See Figure 4 | | | 105 | | | 60 | ns |
| t_{PLZ} Output disable time from low level | $R_L = 110 \Omega$, See Figure 5 | | | 105 | | | 35 | ns |

† All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

SYMBOL EQUIVALENTS

| DATA SHEET PARAMETER | RS-485 |
|----------------------|--|
| V_O | V_{Oa}, V_{Ob} |
| $ V_{OD1} $ | V_o |
| $ V_{OD2} $ | $V_t (R_L = 54 \Omega)$ |
| $ V_{OD3} $ | V_t (test termination measurement 2) |
| $\Delta V_{OD} $ | $ V_t - \bar{V}_t $ |
| V_{OC} | $ V_{os} $ |
| $\Delta V_{OC} $ | $ V_{os} - \bar{V}_{os} $ |
| I_{OS} | None |
| I_O | I_{ia}, I_{ib} |



SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP† | MAX | UNIT |
|-----------|---|---|---|---|------|------|---------------|
| V_{IT+} | Positive-going input threshold voltage | $V_O = 2.7\text{ V}$, | $I_O = -0.4\text{ mA}$ | | | 0.2 | V |
| V_{IT-} | Negative-going input threshold voltage | $V_O = 0.5\text{ V}$, | $I_O = 8\text{ mA}$ | -0.2‡ | | | V |
| V_{hys} | Hysteresis voltage ($V_{IT+} - V_{IT-}$) (see Figure 4) | | | | 50 | | mV |
| V_{IK} | Enable-input clamp voltage | $I_I = -18\text{ mA}$ | | -1.5 | | | V |
| V_{OH} | High-level output voltage | $V_{ID} = 200\text{ mV}$, See Figure 6 | $I_{OH} = -400\text{ }\mu\text{A}$, | 2.7 | | | V |
| V_{OL} | Low-level output voltage | $V_{ID} = -200\text{ mV}$, See Figure 6 | $I_{OL} = 8\text{ mA}$, | | | 0.45 | V |
| I_{OZ} | High-impedance-state output current | $V_O = 0.4\text{ V to }2.4\text{ V}$ | | -20 | | 20 | μA |
| I_I | Line input current | Other input = 0 V, See Note 5 | $V_I = 12\text{ V}$ | | | 1 | mA |
| | | | $V_I = -7\text{ V}$ | -0.8 | | | |
| I_{IH} | High-level enable-input current | $V_{IH} = 2.7\text{ V}$ | | -100 | | | μA |
| I_{IL} | Low-level enable-input current | $V_{IL} = 0.4\text{ V}$ | | -100 | | | μA |
| r_I | Input resistance | | | 12 | | | k Ω |
| I_{CC} | Supply current | $V_I = 0\text{ or }V_{CC}$, No load | Receiver enabled and driver disabled | | | 3.9 | mA |
| | | | Receiver and driver disabled | SN55LBC176, SN65LBC176, SN65LBC176Q | | 0.25 | |
| | | | | SN75LBC176 | | 0.2 | |

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet.

NOTE 5: This applies for both power on and power off. Refer to ANSI Standard RS-485 for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 15\text{ pF}$

| PARAMETER | TEST CONDITIONS | SN55LBC176 SN65LBC176Q | | SN65LBC176 SN75LBC176 | | | UNIT | |
|-------------|--|--|-----|--------------------------|------|-----|------|----|
| | | MIN | MAX | MIN | TYP† | MAX | | |
| t_{PLH} | Propagation delay time, low- to high-level single-ended output | $V_{ID} = -1.5\text{ V to }1.5\text{ V}$, See Figure 7 | 11 | 37 | 11 | | 33 | ns |
| t_{PHL} | Propagation delay time, high- to low-level single-ended output | | 11 | 37 | 11 | | 33 | ns |
| $t_{sk(p)}$ | Pulse skew ($ t_{PLH} - t_{PHL} $) | | | 10 | | 3 | 6 | ns |
| t_{PZH} | Output enable time to high level | See Figure 8 | 35 | | 35 | | ns | |
| t_{PZL} | Output enable time to low level | | 35 | | 30 | | ns | |
| t_{PHZ} | Output disable time from high level | See Figure 8 | 35 | | 35 | | ns | |
| t_{PLZ} | Output disable time from low level | | 35 | | 30 | | ns | |

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.



SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD2} and V_{OC}






Figure 2. Driver V_{OD3}




TEST CIRCUIT




VOLTAGE WAVEFORMS

Figure 3. Driver Test Circuit and Voltage Waveforms




TEST CIRCUIT




VOLTAGE WAVEFORMS

Figure 4. Driver Test Circuit and Voltage Waveforms



TEST CIRCUIT



VOLTAGE WAVEFORMS

Figure 5. Driver Test Circuit and Voltage Waveforms

NOTES: A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1$ MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_0 = 50 \Omega$.
B. C_L includes probe and jig capacitance.

SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

PARAMETER MEASUREMENT INFORMATION





Figure 6. Receiver V_{OH} and V_{OL}



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.
B. C_L includes probe and jig capacitance.

Figure 7. Receiver Test Circuit and Voltage Waveforms

THERMAL CHARACTERISTICS – D PACKAGE

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|-----|-------|-----|------|
| Junction-to-ambient thermal resistance, θ_{JA} [†] | Low-K board, no air flow | | 199.4 | | °C/W |
| | High-K board, no air flow | | 119 | | |
| Junction-to-board thermal resistance, θ_{JB} | High-K board, no air flow | | 67 | | |
| Junction-to-case thermal resistance, θ_{JC} | | | 46.6 | | |
| Average power dissipation, $P_{(AVG)}$ | $R_L = 54 \Omega$, input to D is 10 Mbps 50% duty cycle square wave, $V_{CC} = 5.25$ V, $T_J = 130$ °C. | | | 330 | mW |
| Thermal shutdown junction temperature, T_{SD} | | | 165 | | °C |

[†] See TI application note literature number SZZA003, Package Thermal Characterization Methodologies, for an explanation of this parameter.

SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

PARAMETER MEASUREMENT INFORMATION





Figure 8. Receiver Test Circuit and Voltage Waveforms

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1$ MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.
 B. C_L includes probe and jig capacitance.

THERMAL CHARACTERISTICS OF IC PACKAGES

Θ_{JA} (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

Θ_{JA} is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

Θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. Θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives *best case* in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in Θ_{JA} can be measured between these two test cards

Θ_{JC} (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

Θ_{JC} is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with Θ_{JB} in 1-dimensional thermal simulation of a package system.

Θ_{JB} (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. Θ_{JB} is only defined for the high-k test card.

Θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 1).




Figure 1. Thermal Resistance

SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS


SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

MECHANICAL INFORMATION

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-012


SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067H – AUGUST 1990 – REVISED DECEMBER 2010

MECHANICAL INFORMATION

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE PACKAGE




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 E. Falls within MIL-STD-1835 GDIP1-T8

MECHANICAL INFORMATION

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|--------------------------------------|-------------------------|
| 5962-9318301Q2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962-9318301Q2A SNJ55 LBC176FK | Samples |
| 5962-9318301QPA | ACTIVE | CDIP | JG | 8 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 9318301QPA SNJ55LBC176 | Samples |
| SN65LBC176D | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 6LB176 | Samples |
| SN65LBC176DR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 6LB176 | Samples |
| SN65LBC176DRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 6LB176 | Samples |
| SN65LBC176P | ACTIVE | PDIP | P | 8 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | 65LBC176 | Samples |
| SN65LBC176QD | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LB176Q | Samples |
| SN65LBC176QDG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LB176Q | Samples |
| SN65LBC176QDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LB176Q | Samples |
| SN65LBC176QDRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (J176Q1, LB176Q) | Samples |
| SN75LBC176D | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 7LB176 | Samples |
| SN75LBC176DR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 7LB176 | Samples |
| SN75LBC176DRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 7LB176 | Samples |
| SN75LBC176P | ACTIVE | PDIP | P | 8 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | 75LBC176 | Samples |
| SNJ55LBC176FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962-9318301Q2A SNJ55 LBC176FK | Samples |

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|-------------------------|----------------------|--------------|---------------------------|----------------|
| SNJ55LBC176JG | ACTIVE | CDIP | JG | 8 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 9318301QPA SNJ55LBC176 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN55LBC176, SN65LBC176, SN75LBC176 :

- Catalog: [SN75LBC176](#)

- Automotive: [SN65LBC176-Q1](#)
- Military: [SN55LBC176](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN65LBC176DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| SN65LBC176QDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| SN65LBC176QDRG4 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| SN75LBC176DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65LBC176DR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| SN65LBC176QDR | SOIC | D | 8 | 2500 | 350.0 | 350.0 | 43.0 |
| SN65LBC176QDRG4 | SOIC | D | 8 | 2500 | 350.0 | 350.0 | 43.0 |
| SN75LBC176DR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |


FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



| NO. OF TERMINALS ** | A | | B | |
|---------------------|------------------|------------------|------------------|------------------|
| | MIN | MAX | MIN | MAX |
| 20 | 0.342 (8,69) | 0.358 (9,09) | 0.307 (7,80) | 0.358 (9,09) |
| 28 | 0.442 (11,23) | 0.458 (11,63) | 0.406 (10,31) | 0.458 (11,63) |
| 44 | 0.640 (16,26) | 0.660 (16,76) | 0.495 (12,58) | 0.560 (14,22) |
| 52 | 0.740 (18,78) | 0.761 (19,32) | 0.495 (12,58) | 0.560 (14,22) |
| 68 | 0.938 (23,83) | 0.962 (24,43) | 0.850 (21,6) | 0.858 (21,8) |
| 84 | 1.141 (28,99) | 1.165 (29,59) | 1.047 (26,6) | 1.063 (27,0) |



4040140/D 01/11

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a metal lid.
 - Falls within JEDEC MS-004



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification.
 E. Falls within MIL STD 1835 GDIP1-T8

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View SN75LBC176DRG4 on WIN SOURCE](#)

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management