



**THE DATASHEET OF  
Z0847006PSC**





DC CHARACTERISTICS


Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>CC</sub>	Clock Input Low Voltage	-0.2 <sup>a</sup>	+0.45 <sup>b</sup>	V	
V <sub>CC</sub>	Clock Input High Voltage	V <sub>CC</sub> -0.8 <sup>a</sup>	+8.5 <sup>b</sup>	V	
V <sub>CC</sub>	Input Low Voltage	-0.2 <sup>a</sup>	+0.8 <sup>b</sup>	V	
V <sub>CC</sub>	Input High Voltage	+2.0 <sup>a</sup>	+8.5 <sup>b</sup>	V	
V <sub>OH</sub>	Output Low Voltage	+0.4 <sup>a</sup>	+0.4 <sup>b</sup>	V	
V <sub>OH</sub>	Output High Voltage	+2.4 <sup>a</sup>	+0.4 <sup>b</sup>	V	
I <sub>OL</sub>	Input/3-Slew Output Leakage Current	-10 <sup>a</sup>	+10 <sup>b</sup>	µA	V <sub>CC</sub> = 2.0 mA 0.4 < V <sub>OL</sub> < 2.4 V 0.4 < V <sub>OH</sub> < 2.4 V
I <sub>OH</sub>	Input/3-Slew Output Leakage Current	-40 <sup>a</sup>	+10 <sup>b</sup>	µA	
I <sub>CC</sub>	Power Supply Current		100 <sup>a</sup>	mA	

<sup>a</sup> V<sub>CC</sub> = 0V to V<sub>CC</sub>; V<sub>CC</sub> = -0.5V to 2.0V  
<sup>b</sup> Tested  
<sup>c</sup> Guaranteed by Design  
<sup>d</sup> Guaranteed by Characterization

AC CHARACTERISTICS<sup>a</sup>

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T <sub>DC</sub>	Clock Cycle Time	250 <sup>a</sup>	4000 <sup>a</sup>	185 <sup>a</sup>	4000 <sup>a</sup>
2	T <sub>HCH</sub>	Clock Width (High)	105 <sup>a</sup>	2000 <sup>a</sup>	70 <sup>a</sup>	2000 <sup>a</sup>
3	T <sub>TC</sub>	Clock Fall Time		30 <sup>a</sup>		15 <sup>a</sup>
4	T <sub>CC</sub>	Clock Rise Time		30 <sup>a</sup>		15 <sup>a</sup>
5	T <sub>HC</sub>	Clock Width (Low)	105 <sup>a</sup>	2000 <sup>a</sup>	70 <sup>a</sup>	2000 <sup>a</sup>
6	T <sub>ANDQ</sub>	CE, C <sub>EN</sub> Setup to Clock Setup Time	145 <sup>a</sup>		80 <sup>a</sup>	
7	T <sub>ANDQ</sub>	RETR, RD to Clock Setup Time	115 <sup>a</sup>		80 <sup>a</sup>	
8	T <sub>ANDQ</sub>	Clock 1 to Data Out Delay		220 <sup>a</sup>		150 <sup>a</sup>
9	T <sub>ANDQ</sub>	Data In to Clock Setup (Write or Hit Cycle)	50 <sup>a</sup>		30 <sup>a</sup>	
10	T <sub>ANDQ</sub>	RD to Data Out Read Delay		110 <sup>a</sup>		80 <sup>a</sup>
11	T <sub>ANDQ</sub>	RETR to Data Out Delay (RETRCK Cycle)		180 <sup>a</sup>		100 <sup>a</sup>
12	T <sub>ANDQ</sub>	RT to Clock Setup Time	80 <sup>a</sup>		75 <sup>a</sup>	
13	T <sub>ANDQ</sub>	RT to RETR Setup Time (RETRCK Cycle)	140 <sup>a</sup>		120 <sup>a</sup>	
14	T <sub>ANDQ</sub>	RT to RETR Delay (from setup before hit)	180 <sup>a</sup>		180 <sup>a</sup>	
15	T <sub>ANDQ</sub>	RT to RETR Delay (after ED decode)	100 <sup>a</sup>		70 <sup>a</sup>	
16	T <sub>ANDQ</sub>	RT to RETR Delay	100 <sup>a</sup>		70 <sup>a</sup>	
17	T <sub>ANDQ</sub>	Clock 1 to RT Delay	200 <sup>a</sup>		150 <sup>a</sup>	
18	T <sub>ANDQ</sub>	RETR or CE to W/RDY Delay (Ready Mode)	210 <sup>a</sup>		175 <sup>a</sup>	
19	T <sub>ANDQ</sub>	Clock 1 to W/RDY Delay (Ready Mode)	120 <sup>a</sup>		100 <sup>a</sup>	
20	T <sub>ANDQ</sub>	Clock 1 to W/RDY Read Delay (Ready Mode)	130 <sup>a</sup>		110 <sup>a</sup>	

<sup>a</sup> Units in microseconds (µs)  
<sup>b</sup> Tested  
<sup>c</sup> Guaranteed by Design  
<sup>d</sup> Guaranteed by Characterization



AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T <sub>WH</sub>	Pulse Width (High)	200 <sup>a</sup>	200 <sup>a</sup>		
2	T <sub>WL</sub>	Pulse Width (Low)	200 <sup>a</sup>	200 <sup>a</sup>		
3	T <sub>CHC</sub>	CE Cycle Time	400 <sup>a</sup>	300 <sup>a</sup>	300 <sup>a</sup>	300 <sup>a</sup>
4	T <sub>WCH</sub>	CE Width (Low)	180 <sup>a</sup>	100 <sup>a</sup>	100 <sup>a</sup>	100 <sup>a</sup>
5	T <sub>WCH</sub>	CE Width (High)	180 <sup>a</sup>	100 <sup>a</sup>	100 <sup>a</sup>	100 <sup>a</sup>
6	T <sub>ANDQ</sub>	CE to RD Delay	300 <sup>a</sup>		220 <sup>a</sup>	
7	T <sub>ANDQ</sub>	CE to W/RDY Delay (Ready Mode)	5 <sup>a</sup>	9 <sup>a</sup>	5 <sup>a</sup>	9 <sup>a</sup>
8	T <sub>ANDQ</sub>	CE to RT Delay	5 <sup>a</sup>	9 <sup>a</sup>	5 <sup>a</sup>	9 <sup>a</sup>
9	T <sub>CHC</sub>	RETR Cycle Time	400 <sup>a</sup>	300 <sup>a</sup>	300 <sup>a</sup>	300 <sup>a</sup>
10	T <sub>WCH</sub>	RETR Width (Low)	180 <sup>a</sup>	100 <sup>a</sup>	100 <sup>a</sup>	100 <sup>a</sup>
11	T <sub>WCH</sub>	RETR Width (High)	180 <sup>a</sup>	100 <sup>a</sup>	100 <sup>a</sup>	100 <sup>a</sup>
12	T <sub>ANDQ</sub>	RD to RETR Setup Time (Hit Mode)	0 <sup>a</sup>	0 <sup>a</sup>	0 <sup>a</sup>	0 <sup>a</sup>
13	T <sub>ANDQ</sub>	RD Hold Time (Hit Mode)	140 <sup>a</sup>	100 <sup>a</sup>		
14	T <sub>ANDQ</sub>	RETR to W/RDY Delay (Ready Mode)	10 <sup>a</sup>	13 <sup>a</sup>	10 <sup>a</sup>	13 <sup>a</sup>
15	T <sub>ANDQ</sub>	RETR to RT Delay	10 <sup>a</sup>	13 <sup>a</sup>	10 <sup>a</sup>	13 <sup>a</sup>

<sup>a</sup> In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.  
<sup>1</sup> Units equal to System Clock Period.  
<sup>2</sup> Units in microseconds (µs)  
<sup>b</sup> Tested  
<sup>c</sup> Guaranteed by Design  
<sup>d</sup> Guaranteed by Characterization

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View Z0847006PSC on WIN SOURCE](#)

 [Zilog Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management