



THE DATASHEET OF XTR106UA





SBOS092A – JUNE 1998 – REVISED NOVEMBER 2003

4-20mA CURRENT TRANSMITTER with Bridge Excitation and Linearization

FEATURES

- LOW TOTAL UNADJUSTED ERROR
- 2.5V, 5V BRIDGE EXCITATION REFERENCE
- 5.1V REGULATOR OUTPUT
- LOW SPAN DRIFT: $\pm 25\text{ppm}/^\circ\text{C}$ max
- LOW OFFSET DRIFT: $0.25\mu\text{V}/^\circ\text{C}$
- HIGH PSR: 110dB min
- HIGH CMR: 86dB min
- WIDE SUPPLY RANGE: 7.5V to 36V
- 14-PIN DIP AND SO-14 SURFACE-MOUNT

DESCRIPTION

The XTR106 is a low cost, monolithic 4-20mA, two-wire current transmitter designed for bridge sensors. It provides complete bridge excitation (2.5V or 5V reference), instrumentation amplifier, sensor linearization, and current output circuitry. Current for powering additional external input circuitry is available from the V_{REG} pin.



The instrumentation amplifier can be used over a wide range of gain, accommodating a variety of input signal types and sensors. Total unadjusted error of the complete current transmitter, including the linearized bridge, is low enough to permit use without adjustment in many applications. The XTR106 operates on loop power supply voltages down to 7.5V.

Linearization circuitry provides second-order correction to the transfer function by controlling bridge excitation voltage. It provides up to a 20:1 improvement in nonlinearity, even with low cost transducers.

The XTR106 is available in 14-pin plastic DIP and SO-14 surface-mount packages and is specified for the -40°C to $+85^\circ\text{C}$ temperature range. Operation is from -55°C to $+125^\circ\text{C}$.

APPLICATIONS

- PRESSURE BRIDGE TRANSMITTERS
- STRAIN GAGE TRANSMITTERS
- TEMPERATURE BRIDGE TRANSMITTERS
- INDUSTRIAL PROCESS CONTROL
- SCADA REMOTE DATA ACQUISITION
- REMOTE TRANSDUCERS
- WEIGHING SYSTEMS
- ACCELEROMETERS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

SPECIFICATIONS


At $T_A = +25^\circ\text{C}$, $V_+ = 24\text{V}$, and TIP29C external transistor, unless otherwise noted.

PARAMETER	CONDITIONS	XTR106P, U			XTR106PA, UA			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
OUTPUT								
Output Current Equation	I_O	$I_O = V_{IN} \cdot (40/R_G) + 4\text{mA}$, V_{IN} in Volts, R_G in Ω						A
Output Current, Specified Range		4	20		*	*	*	mA
Over-Scale Limit	I_{OVER}	24	28	30	*	*	*	mA
Under-Scale Limit	I_{UNDER}	1	1.6	2.2	*	*	*	mA
		2.9	3.4	4	*	*	*	mA
ZERO OUTPUT⁽¹⁾	I_{ZERO}	$V_{IN} = 0\text{V}$, $R_G = \infty$						mA
Initial Error			4		*	*		μA
vs Temperature			± 5	± 25	*	*	± 50	$\mu\text{A}/^\circ\text{C}$
vs Supply Voltage, V_+			± 0.07	± 0.9	*	*	*	$\mu\text{A}/\text{V}$
vs Common-Mode Voltage (CMRR)			0.04	0.2	*	*	*	$\mu\text{A}/\text{V}$
vs V_{REG} (I_O)			0.02		*	*		$\mu\text{A}/\text{mA}$
Noise: 0.1Hz to 10Hz	i_n		0.8		*	*		$\mu\text{A}/\text{p-p}$
			0.035		*	*		$\mu\text{A}/\text{p-p}$
SPAN								
Span Equation (Transconductance)	S	$S = 40/R_G$						A/V
Untrimmed Error			± 0.05	± 0.2	*	*	± 0.4	%
vs Temperature ⁽²⁾			± 3	± 25	*	*	*	ppm/ $^\circ\text{C}$
Nonlinearity: Ideal Input ⁽³⁾			± 0.001	± 0.01	*	*	*	%
INPUT⁽⁴⁾								
Offset Voltage	V_{OS}	$V_{CM} = 2.5\text{V}$						μV
vs Temperature			± 50	± 100	*	*	± 250	$\mu\text{V}/^\circ\text{C}$
vs Supply Voltage, V_+			± 0.25	± 1.5	*	*	± 3	$\mu\text{V}/\text{V}$
vs Common-Mode Voltage, RTI	CMRR		± 0.1	± 3	*	*	*	$\mu\text{V}/\text{V}$
Common-Mode Range ⁽⁵⁾	V_{CM}	1.1	± 10	± 50	*	*	± 100	V
Input Bias Current	I_B		5	25	*	*	50	nA
vs Temperature			20		*	*		$\text{pA}/^\circ\text{C}$
Input Offset Current	I_{OS}		± 0.2	± 3	*	*	± 10	nA
vs Temperature			5		*	*		$\text{pA}/^\circ\text{C}$
Impedance: Differential	Z_{IN}		$0.1 \parallel 1$		*	*		$\text{G}\Omega \parallel \text{pF}$
Common-Mode			$5 \parallel 10$		*	*		$\text{G}\Omega \parallel \text{pF}$
Noise: 0.1Hz to 10Hz	V_n		0.6		*	*		$\mu\text{V}/\text{p-p}$
VOLTAGE REFERENCES⁽⁵⁾		Lin Polarity Connected to V_{REG} , $R_{LIN} = 0$						
Initial: 2.5V Reference	$V_{REF2.5}$		2.5		*	*		V
5V Reference	V_{REF5}		5		*	*		V
Accuracy			± 0.05	± 0.25	*	*	± 0.5	%
vs Temperature			± 20	± 35	*	*	± 75	ppm/ $^\circ\text{C}$
vs Supply Voltage, V_+			± 5	± 20	*	*	*	ppm/V
vs Load			60		*	*		ppm/mA
Noise: 0.1Hz to 10Hz			10		*	*		$\mu\text{V}/\text{p-p}$
V_{REG}⁽⁵⁾	V_{REG}		5.1		*	*		V
Accuracy			± 0.02	± 0.1	*	*	*	V
vs Temperature			± 0.3		*	*		$\text{mV}/^\circ\text{C}$
vs Supply Voltage, V_+			1		*	*		mV/V
Output Current	I_{REG}	See Typical Curves			*	*		mA
Output Impedance			80		*	*		Ω
LINEARIZATION⁽⁶⁾								
R_{LIN} (external) Equation	R_{LIN}	$R_{LIN} = K_{LIN} \cdot \frac{4B}{1 - 2B}$, K_{LIN} in Ω , B is nonlinearity relative to V_{FS}						Ω
K_{LIN} Linearization Factor	K_{LIN}		6.645		*	*		k Ω
			9.905		*	*		k Ω
Accuracy			± 1	± 5	*	*	*	%
vs Temperature			± 50	± 100	*	*	*	ppm/ $^\circ\text{C}$
Max Correctable Sensor Nonlinearity	B		± 5		*	*		% of V_{FS}
			-2.5, +5		*	*		% of V_{FS}
POWER SUPPLY	V_+							
Specified			+7.5	+24	+36	*	*	V
Voltage Range						*	*	V
TEMPERATURE RANGE								
Specification			-40	+85		*	*	$^\circ\text{C}$
Operating			-55	+125		*	*	$^\circ\text{C}$
Storage			-55	+125		*	*	$^\circ\text{C}$
Thermal Resistance	θ_{JA}					*	*	$^\circ\text{C}/\text{W}$
14-Pin DIP			80			*	*	$^\circ\text{C}/\text{W}$
SO-14 Surface Mount			100			*	*	$^\circ\text{C}/\text{W}$

* Specification same as XTR106P, XTR106U.

NOTES: (1) Describes accuracy of the 4mA low-scale offset current. Does not include input amplifier effects. Can be trimmed to zero. (2) Does not include initial error or TCR of gain-setting resistor, R_G . (3) Increasing the full-scale input range improves nonlinearity. (4) Does not include Zero Output initial error. (5) Voltage measured with respect to I_{RET} pin. (6) See "Linearization" text for detailed explanation. V_{FS} = full-scale V_{IN} .

PIN CONFIGURATION



PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Power Supply, $V+$ (referenced to I_O pin)	40V
Input Voltage, V_{IN+} , V_{IN-} (referenced to I_{RET} pin)	0V to $V+$
Storage Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Output Current Limit	Continuous
Junction Temperature	+165°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.




ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.







ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FUNCTIONAL DIAGRAM









TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, $V_+ = 24\text{V}$, unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_+ = 24\text{V}$, unless otherwise noted.





TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_+ = 24\text{V}$, unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_+ = 24\text{V}$, unless otherwise noted.



EXTERNAL TRANSISTOR

External pass transistor, Q_1 , conducts the majority of the signal-dependent 4-20mA loop current. Using an external transistor isolates the majority of the power dissipation from the precision input and reference circuitry of the XTR106, maintaining excellent accuracy.

Since the external transistor is inside a feedback loop its characteristics are not critical. Requirements are: $V_{CEO} = 45V$ min, $\beta = 40$ min and $P_D = 800mW$. Power dissipation requirements may be lower if the loop power supply voltage is less than 36V. Some possible choices for Q_1 are listed in Figure 1.

The XTR106 can be operated without an external pass transistor. Accuracy, however, will be somewhat degraded due to the internal power dissipation. Operation without Q_1 is not recommended for extended temperature ranges. A resistor ($R = 3.3k\Omega$) connected between the I_{RET} pin and the E (emitter) pin may be needed for operation below $0^\circ C$ without Q_1 to guarantee the full 20mA full-scale output, especially with V_+ near 7.5V.




FIGURE 2. Operation without External Transistor.

LOOP POWER SUPPLY

The voltage applied to the XTR106, V_+ , is measured with respect to the I_O connection, pin 7. V_+ can range from 7.5V to 36V. The loop supply voltage, V_{PS} , will differ from the voltage applied to the XTR106 according to the voltage drop on the current sensing resistor, R_L (plus any other voltage drop in the line).

If a low loop supply voltage is used, R_L (including the loop wiring resistance) must be made a relatively low value to assure that V_+ remains 7.5V or greater for the maximum loop current of 20mA:

$$R_L \text{ max} = \left(\frac{(V_+) - 7.5V}{20mA} \right) - R_{\text{WIRING}} \quad (2)$$

It is recommended to design for V_+ equal or greater than 7.5V with loop currents up to 30mA to allow for out-of-range input conditions. V_+ must be at least 8V if 5V sensor excitation is used and if correcting for bridge nonlinearity greater than +3%.

The low operating voltage (7.5V) of the XTR106 allows operation directly from personal computer power supplies (12V $\pm 5\%$). When used with the RCV420 Current Loop Receiver (Figure 8), load resistor voltage drop is limited to 3V.

BRIDGE BALANCE

Figure 1 shows a bridge trim circuit (R_1, R_2). This adjustment can be used to compensate for the initial accuracy of the bridge and/or to trim the offset voltage of the XTR106. The values of R_1 and R_2 depend on the impedance of the bridge, and the trim range required. This trim circuit places an additional load on the V_{REF} output. Be sure the additional load on V_{REF} does not affect zero output. See the Typical Performance Curve, "Under-Scale Current vs $I_{REF} + I_{REG}$." The effective load of the trim circuit is nearly equal to R_2 . An approximate value for R_1 can be calculated:

$$R_1 \approx \frac{5V \cdot R_B}{4 \cdot V_{\text{TRIM}}} \quad (3)$$

where, R_B is the resistance of the bridge.

V_{TRIM} is the desired \pm voltage trim range (in V).

Make R_2 equal or lower in value to R_1 .

LINEARIZATION

Many bridge sensors are inherently nonlinear. With the addition of one external resistor, it is possible to compensate for parabolic nonlinearity resulting in up to 20:1 improvement over an uncompensated bridge output.

Linearity correction is accomplished by varying the bridge excitation voltage. Signal-dependent variation of the bridge excitation voltage adds a second-order term to the overall transfer function (including the bridge). This can be tailored to correct for bridge sensor nonlinearity.

Either positive or negative bridge non-linearity errors can be compensated by proper connection of the Lin Polarity pin. To correct for positive bridge nonlinearity (upward bowing), Lin Polarity (pin 12) should be connected to I_{RET} (pin 6) as shown in Figure 3a. This causes V_{REF} to increase with bridge output which compensates for a positive bow in the bridge response. To correct negative nonlinearity (downward bowing), connect Lin Polarity to V_{REG} (pin 1) as shown in Figure 3b. This causes V_{REF} to decrease with bridge output. The Lin Polarity pin is a high impedance node.

If no linearity correction is desired, both the R_{LIN} and Lin Polarity pins should be connected to V_{REG} (Figure 3c). This results in a constant reference voltage independent of input signal. **R_{LIN} or Lin Polarity pins should not be left open or connected to another potential.**

R_{LIN} is the external linearization resistor and is connected between pin 11 and pin 1 (V_{REG}) as shown in Figures 3a and 3b. To determine the value of R_{LIN} , the nonlinearity of the bridge sensor with constant excitation voltage must be known. The XTR106's linearity circuitry can only compensate for the parabolic-shaped portions of a sensor's nonlinearity. Optimum correction occurs when maximum deviation from linear output occurs at mid-scale (see Figure 4). Sensors with nonlinearity curves similar to that shown in

Figure 4, but not peaking exactly at mid-scale can be substantially improved. A sensor with a “S-shaped” nonlinearity curve (equal positive and negative nonlinearity) cannot be improved with the XTR106’s correction circuitry. The value of R_{LIN} is chosen according to Equation 4 shown in Figure 3. R_{LIN} is dependent on a linearization factor, K_{LIN} , which differs for the 2.5V reference and 5V reference. The sensor’s nonlinearity term, B (relative to full scale), is positive or negative depending on the direction of the bow.

A maximum $\pm 5\%$ non-linearity can be corrected when the 5V reference is used. Sensor nonlinearity of $+5\%/-2.5\%$ can be corrected with 2.5V excitation. The trim circuit shown in Figure 3d can be used for bridges with unknown bridge nonlinearity polarity.

Gain is affected by the varying excitation voltage used to correct bridge nonlinearity. The corrected value of the gain resistor is calculated from Equation 5 given in Figure 3.




FIGURE 3. Connections and Equations to Correct Positive and Negative Bridge Nonlinearity.

When using linearity correction, care should be taken to insure that the sensor's output common-mode voltage remains within the XTR106's allowable input range of 1.1V to 3.5V. Equation 6 in Figure 3 can be used to calculate the XTR106's new excitation voltage. The common-mode voltage of the bridge output is simply half this value if no common-mode resistor is used (refer to the example in Figure 3). Exceeding the common-mode range may yield unpredictable results.

For high precision applications (errors < 1%), a two-step calibration process can be employed. First, the nonlinearity of the sensor bridge is measured with the initial gain resistor and $R_{LIN} = 0$ (R_{LIN} pin connected directly to V_{REG}). Using the resulting sensor nonlinearity, B , values for R_G and R_{LIN} are calculated using Equations 4 and 5 from Figure 3. A second calibration measurement is then taken to adjust R_G to account for the offsets and mismatches in the linearization.

UNDER-SCALE CURRENT

The total current being drawn from the V_{REF} and V_{REG} voltage sources, as well as temperature, affect the XTR106's under-scale current value (see the Typical Performance Curve, "Under-Scale Current vs $I_{REF} + I_{REG}$ "). This should be considered when choosing the bridge resistance and excitation voltage, especially for transducers operating over a wide temperature range (see the Typical Performance Curve, "Under-Scale Current vs Temperature").

LOW IMPEDANCE BRIDGES

The XTR106's two available excitation voltages (2.5V and 5V) allow the use of a wide variety of bridge values. Bridge impedances as low as $1k\Omega$ can be used without any additional circuitry. Lower impedance bridges can be used with the XTR106 by adding a series resistance to limit excitation current to $\leq 2.5mA$ (Figure 5). Resistance should be added




FIGURE 4. Parabolic Nonlinearity.




FIGURE 5. 350Ω Bridge with x50 Preamplifier.

to the upper and lower sides of the bridge to keep the bridge output within the 1.1V to 3.5V common-mode input range. Bridge output is reduced so a preamplifier as shown may be needed to reduce offset voltage and drift.

OTHER SENSOR TYPES

The XTR106 can be used with a wide variety of inputs. Its high input impedance instrumentation amplifier is versatile and can be configured for differential input voltages from millivolts to a maximum of 2.4V full scale. The linear range of the inputs is from 1.1V to 3.5V, referenced to the I_{RET} terminal, pin 6. The linearization feature of the XTR106 can be used with any sensor whose output is ratiometric with an excitation voltage.

ERROR ANALYSIS

Table I shows how to calculate the effect various error sources have on circuit accuracy. A sample error calculation for a typical bridge sensor measurement circuit is shown (5kΩ bridge, V_{REF} = 5V, V_{FS} = 50mV) is provided. The results reveal the XTR106's excellent accuracy, in this case 1.2% unadjusted. Adjusting gain and offset errors improves circuit accuracy to 0.33%. Note that these are worst-case errors; guaranteed maximum values were used in the calculations and all errors were assumed to be positive (additive). The XTR106 achieves performance which is difficult to obtain with discrete circuitry and requires less board space.

SAMPLE ERROR CALCULATION				
Bridge Impedance (R _B)	5kΩ	Full Scale Input (V _{FS})	50mV	
Ambient Temperature Range (ΔT _A)	20°C	Excitation Voltage (V _{REF})	5V	
Supply Voltage Change (ΔV ₊)	5V	Common-Mode Voltage Change (ΔCM)	25mV (= V _{FS} /2)	
ERROR SOURCE	SAMPLE ERROR EQUATION	ERROR CALCULATION	ERROR (ppm of Full Scale)	
			UNADJ	ADJUST
INPUT				
Input Offset Voltage vs Common-Mode	$V_{OS}/V_{FS} \cdot 10^6$	$200\mu V/50mV \cdot 10^6$	2000	0
vs Power Supply	$CMRR \cdot \Delta CM/V_{FS} \cdot 10^6$	$50\mu V/V \cdot 0.025V/50mV \cdot 10^6$	25	25
Input Bias Current	$(V_{OS} \text{ vs } V_+) \cdot (\Delta V_+)/V_{FS} \cdot 10^6$	$3\mu V/V \cdot 5V/50mV \cdot 10^6$	300	300
Input Offset Current	$CMRR \cdot I_B \cdot (R_B/2)/V_{FS} \cdot 10^6$	$50\mu V/V \cdot 25nA \cdot 2.5k\Omega/50mV \cdot 10^6$	0.1	0
	$I_{OS} \cdot R_B/V_{FS} \cdot 10^6$	$3nA \cdot 5k\Omega/50mV \cdot 10^6$	300	0
		Total Input Error	2625	325
EXCITATION				
Voltage Reference Accuracy vs Supply	$V_{REF} \text{ Accuracy } (\%)/100\% \cdot 10^6$	$0.25\%/100\% \cdot 10^6$	2500	0
	$(V_{REF} \text{ vs } V_+) \cdot (\Delta V_+) \cdot (V_{FS}/V_{REF})$	$20ppm/V \cdot 5V \cdot (50mV/5V)$	1	1
		Total Excitation Error	2501	1
GAIN				
Span	$\text{Span Error } (\%)/100\% \cdot 10^6$	$0.2\%/100\% \cdot 10^6$	2000	0
Nonlinearity	$\text{Nonlinearity } (\%)/100\% \cdot 10^6$	$0.01\%/100\% \cdot 10^6$	100	100
		Total Gain Error	2100	100
OUTPUT				
Zero Output vs Supply	$ I_{ZERO} - 4mA /16000\mu A \cdot 10^6$	$25\mu A/16000\mu A \cdot 10^6$	1563	0
	$(I_{ZERO} \text{ vs } V_+) \cdot (\Delta V_+)/16000\mu A \cdot 10^6$	$0.2\mu A/V \cdot 5V/16000\mu A \cdot 10^6$	62.5	62.5
		Total Output Error	1626	63
DRIFT (ΔT_A = 20°C)				
Input Offset Voltage	$\text{Drift} \cdot \Delta T_A / (V_{FS}) \cdot 10^6$	$1.5\mu V/^\circ C \cdot 20^\circ C / (50mV) \cdot 10^6$	600	600
Input Offset Current (typical)	$\text{Drift} \cdot \Delta T_A \cdot R_B / (V_{FS}) \cdot 10^6$	$5pA/^\circ C \cdot 20^\circ C \cdot 5k\Omega / (50mV) \cdot 10^6$	10	10
Voltage Reference Accuracy		$35ppm/^\circ C \cdot 20^\circ C$	700	700
Span		$225ppm/^\circ C \cdot 20^\circ C$	500	500
Zero Output	$\text{Drift} \cdot \Delta T_A / 16000\mu A \cdot 10^6$	$0.9\mu A/^\circ C \cdot 20^\circ C / 16000\mu A \cdot 10^6$	1125	1125
		Total Drift Error	2936	2936
NOISE (0.1Hz to 10Hz, typ)				
Input Offset Voltage	$V_n(p-p)/V_{FS} \cdot 10^6$	$0.6\mu V/50mV \cdot 10^6$	12	12
Zero Output	$I_{ZERO} \text{ Noise} / 16000\mu A \cdot 10^6$	$0.035\mu A / 16000\mu A \cdot 10^6$	2.2	2.2
Thermal R _B Noise	$[\sqrt{2} \cdot \sqrt{(R_B/2)} / 1k\Omega \cdot 4nV/\sqrt{Hz} \cdot \sqrt{10Hz}] / V_{FS} \cdot 10^6$	$[\sqrt{2} \cdot \sqrt{2.5k\Omega} / 1k\Omega \cdot 4nV/\sqrt{Hz} \cdot \sqrt{10Hz}] / 50mV \cdot 10^6$	0.6	0.6
Input Current Noise	$(I_n \cdot 40.8 \cdot \sqrt{2} \cdot R_B/2) / V_{FS} \cdot 10^6$	$(200fA/\sqrt{Hz} \cdot 40.8 \cdot \sqrt{2} \cdot 2.5k\Omega) / 50mV \cdot 10^6$	0.6	0.6
		Total Noise Error	15	15
NOTE (1): All errors are min/max and referred to input, unless otherwise stated.			TOTAL ERROR:	11803
				3340
			1.18%	0.33%

TABLE I. Error Calculation.

REVERSE-VOLTAGE PROTECTION

The XTR106's low compliance rating (7.5V) permits the use of various voltage protection methods without compromising operating range. Figure 6 shows a diode bridge circuit which allows normal operation even when the voltage connection lines are reversed. The bridge causes a two diode drop (approximately 1.4V) loss in loop supply voltage. This results in a compliance voltage of approximately 9V—satisfactory for most applications. A diode can be inserted in series with the loop supply voltage and the V+ pin as shown in Figure 8 to protect against reverse output connection lines with only a 0.7V loss in loop supply voltage.

OVER-VOLTAGE SURGE PROTECTION

Remote connections to current transmitters can sometimes be subjected to voltage surges. It is prudent to limit the maximum surge voltage applied to the XTR106 to as low as practical. Various zener diode and surge clamping diodes are specially designed for this purpose. Select a clamp diode with as low a voltage rating as possible for best protection. For example, a 36V protection diode will assure proper transmitter operation at normal loop voltages, yet will provide an appropriate level of protection against voltage surges. Characterization tests on three production lots showed no damage to the XTR106 with loop supply voltages up to 65V.

Most surge protection zener diodes have a diode characteristic in the forward direction that will conduct excessive current, possibly damaging receiving-side circuitry if the loop connections are reversed. If a surge protection diode is used, a series diode or diode bridge should be used for protection against reversed connections.

RADIO FREQUENCY INTERFERENCE

The long wire lengths of current loops invite radio frequency interference. RF can be rectified by the sensitive input circuitry of the XTR106 causing errors. This generally appears as an unstable output current that varies with the position of loop supply or input wiring.

If the bridge sensor is remotely located, the interference may enter at the input terminals. For integrated transmitter assemblies with short connection to the sensor, the interference more likely comes from the current loop connections.

Bypass capacitors on the input reduce or eliminate this input interference. Connect these bypass capacitors to the I_{RET} terminal as shown in Figure 6. Although the dc voltage at the I_{RET} terminal is not equal to 0V (at the loop supply, V_{PS}) this circuit point can be considered the transmitter's "ground." The 0.01μF capacitor connected between V+ and I_O may help minimize output interference.




FIGURE 6. Reverse Voltage Operation and Over-Voltage Surge Protection.




FIGURE 7. Thermocouple Low Offset, Low Drift Loop Measurement with Diode Cold-Junction Compensation.




FIGURE 8. ±12V-Powered Transmitter/Receiver Loop.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XTR106P	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	XTR106P A	Samples
XTR106PA	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		XTR106P A	Samples
XTR106U	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR106U	Samples
XTR106U/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR106U	Samples
XTR106UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR106U A	Samples
XTR106UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR106U A	Samples
XTR106UAG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR106U A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
XTR106U/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
XTR106UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
XTR106U/2K5	SOIC	D	14	2500	367.0	367.0	38.0
XTR106UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View XTR106UA](#) on WIN SOURCE

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management