



# TOP232-234 TOPSwitch-FX Family

Design Flexible, EcoSmart, Integrated  
Off-Line Switcher

## Product Highlights

### Lower System Cost, High Design Flexibility


- Features eliminate or reduce cost of external components
- Fully integrated soft-start for minimum stress/overshoot
- Externally settable accurate current limit
- Wider duty cycle for more power, smaller input capacitor
- Line under-voltage (UV) detection: no turn off glitches
- Line overvoltage (OV) shutdown extends line surge limit
- Line feed-forward with maximum duty cycle ( $DC_{MAX}$ ) reduction rejects ripple and limits  $DC_{MAX}$  at high line
- Single resistor sets OV/UV thresholds,  $DC_{MAX}$  reduction
- Frequency jittering reduces EMI and EMI filtering costs
- Regulates to zero load without dummy loading
- 132 kHz frequency reduces transformer/power supply size
- Half frequency option for video applications
- Hysteretic thermal shutdown for automatic recovery
- Large thermal hysteresis prevents PC board overheating
- Standard packages with omitted pins for large creepage
- Active-on and active-off remote ON/OFF capability
- Synchronizable to a lower frequency

### EcoSmart™ – Energy Efficient

- Cycle skipping reduces no-load consumption
- Reduced consumption in remote off mode
- Half frequency option for high efficiency standby
- Allows shutdown/wake-up via LAN/input port

## Description

TOPSwitch™-FX uses the proven TOPSwitch topology and cost effectively integrates many new functions that reduce system cost and, at the same time, improve design flexibility, performance and energy efficiency. Like TOPSwitch, the high-voltage power MOSFET, PWM control, fault protection and other control circuitry are all integrated onto a single CMOS chip, but with two added terminals. The first one is a MULTI-FUNCTION (M) pin, which implements programmable line OV/UV shutdown and line feed-forward/ $DC_{MAX}$  reduction with line voltage. The same pin can be used instead to externally set an accurate current limit. In either case, this pin can also be used for remote ON/OFF or to synchronize the oscillator to an external, lower frequency signal. The second added terminal is the FREQUENCY (F) pin and is available only in the Y package. This pin provides the half frequency option when connected to CONTROL (C) instead of SOURCE (S). The features on the new pins can be disabled by shorting them to the SOURCE, which allows the device to operate in a three terminal TOPSwitch mode, but with the following new transparent features: soft-start, cycle skipping, 132 kHz switching frequency, frequency jittering, wider  $DC_{MAX}$ ,



PI-2503-062515

Figure 1. Typical Flyback Application.

OUTPUT POWER TABLE				
Product <sup>3</sup>	230 VAC ±15%		85-265 VAC	
	Adapter <sup>1</sup>	Open Frame <sup>2</sup>	Adapter <sup>1</sup>	Open Frame <sup>2</sup>
TOP232P	9 W	15 W	6.5 W	10 W
TOP232G				
TOP232Y	10 W	25 W	7 W	15 W
TOP233P	13 W	25 W	9 W	15 W
TOP233G				
TOP233Y	20 W	50 W	15 W	30 W
TOP234P	16 W	30 W	11 W	20 W
TOP234G				
TOP234Y	30 W	75 W	20 W	45 W

Table 1.

Notes:

1. Typical continuous power in a non-ventilated enclosed adapter measured at 50 °C ambient.
2. Maximum practical continuous power in an open frame design with adequate heat sinking, measured at 50 °C ambient. See key applications section for detailed conditions.
3. Packages: P: DIP-8B, G: SMD-8B, Y: TO-220-7B.

hysteretic thermal shutdown and larger creepage. In addition, all critical parameters such as frequency, current limit, PWM gain, etc. have tighter temperature and absolute tolerances compared to the TOPSwitch-II family. Higher current limit accuracy and larger  $DC_{MAX}$ , when combined with other features allow for a 10% to 15% higher power capability on the TOPSwitch-FX devices compared to equivalent TOPSwitch-II devices for the same input/output conditions.

## Section List

<b>Pin Functional Description</b> .....	3
<b>TOPSwitch-FX Family Functional Description</b> .....	4
CONTROL (C) Pin Operation .....	4
Oscillator and Switching Frequency .....	5
Pulse Width Modulator and Maximum Duty Cycle .....	5
Minimum Duty Cycle and Cycle Skipping .....	6
Error Amplifier .....	6
On-chip Current Limit with External Programability .....	6
Line Undervoltage Detection (UV) .....	6
Line Overvoltage Shutdown (OV) .....	7
Line Feed-Forward with DC <sub>MAX</sub> Reduction .....	7
Remote ON/OFF and Synchronization .....	7
Soft-Start .....	8
Shutdown/Auto-Restart .....	8
Hysteretic Over-Temperature Protection .....	8
Bandgap Reference .....	8
High-Voltage Bias Current Source .....	8
<b>Using FREQUENCY and MULTI-FUNCTION Pins</b> .....	9
FREQUENCY (F) Pin Operation .....	9
MULTI-FUNCTION (M) Pin Operation .....	9
<b>Typical Uses of FREQUENCY (F) Pin</b> .....	11
<b>Typical Uses of MULTI-FUNCTION (M) Pin</b> .....	12
<b>Application Examples</b> .....	14
A High Efficiency, 30 W, Universal Input Power Supply .....	14
35 W Multiple Output Power Supply .....	15
17 W PC Standby Power Supply .....	16
Processor Controlled Supply Turn On/Off .....	17
<b>Key Application Considerations</b> .....	19
TOPSwitch-FX vs. TOPSwitch-II .....	19
TOPSwitch-FX Design Considerations .....	20
TOPSwitch-FX Selection .....	20
Input Capacitor .....	20
Primary Clamp and Output Reflected Voltage V <sub>OR</sub> .....	20
Output Diode .....	21
Soft-Start .....	21
EMI .....	21
Transformer Design .....	21
Standby Consumption .....	23
TOPSwitch-FX Layout Considerations .....	23
Primary Side Connections .....	23
Y-Capacitor .....	23
Heat Sinking .....	23
Quick Design Checklist .....	23
Design Tools .....	23
<b>Product Specifications and Test Conditions</b> .....	24
<b>Typical Performance Characteristics</b> .....	30
<b>Package Outlines</b> .....	34




Figure 2. Functional Block Diagram.

**Pin Functional Description**

**DRAIN (D) Pin:**

High-voltage power MOSFET drain output. The internal start-up bias current is drawn from this pin through a switched high-voltage current source. Internal current limit sense point for drain current.

**CONTROL (C) Pin:**

Error amplifier and feedback current input pin for duty cycle control. Internal shunt regulator connection to provide internal bias current during normal operation. It is also used as the connection point for the supply bypass and auto-restart/compensation capacitor.

**MULTI-FUNCTION (M) Pin:**

Input pin for OV, UV, line feed-forward with  $DC_{MAX}$  reduction, external set current limit, remote ON/OFF and synchronization. A connection to SOURCE pin disables all functions on this pin and makes TOPSwitch-FX operate in simple three terminal mode (like TOPSwitch-II).

**FREQUENCY (F) Pin: (Y package only)**

Input pin for selecting switching frequency: 132 kHz if connected to SOURCE pin and 66 kHz if connected to CONTROL pin. The switching frequency is internally set for 132 kHz only operation in P and G packages.

**SOURCE (S) Pin:**

Output MOSFET source connection for high-voltage power return. Primary side control circuit common and reference point.




Figure 3. Pin Configuration.

## TOPSwitch-FX Family Functional Description

Like TOPSwitch, TOPSwitch-FX is an integrated switched mode power supply chip that converts a current at the control input to a duty cycle at the open drain output of a high-voltage power MOSFET. During normal operation the duty cycle of the power MOSFET decreases linearly with increasing CONTROL pin current as shown in Figure 4.

In addition to the three terminal TOPSwitch features, such as the high-voltage start-up, the cycle-by-cycle current limiting, loop compensation circuitry, auto-restart, thermal shutdown, etc., the TOPSwitch-FX incorporates many additional functions that reduce system cost, increase power supply performance and design flexibility. A patented high-voltage CMOS technology allows both the high-voltage power MOSFET and all the low voltage control circuitry to be cost effectively integrated onto a single monolithic chip.

Two terminals, FREQUENCY (available only in Y package) and MULTI-FUNCTION, have been added to implement some of the new functions. These terminals can be connected to the SOURCE pin to operate the TOPSwitch-FX in a TOPSwitch-like three terminal mode. However, even in this three terminal mode, the TOPSwitch-FX offers many new transparent features that do not require any external components:

1. A fully integrated 10 ms soft-start reduces peak currents and voltages during start-up and practically eliminates output overshoot in most applications.
2.  $DC_{MAX}$  of 78% allows smaller input storage capacitor, lower input voltage requirement and/or higher power capability.
3. Cycle skipping at minimum pulse width achieves regulation and very low power consumption at no load.
4. Higher switching frequency of 132 kHz reduces the transformer size with no noticeable impact on EMI or on high line efficiency.
5. Frequency jittering reduces EMI.
6. Hysteretic over-temperature shutdown ensures automatic recovery from thermal fault. Large hysteresis prevents circuit board overheating.
7. Packages with omitted pins and lead forming provide large DRAIN creepage distance.
8. Tighter absolute tolerances and smaller temperature variations on switching frequency, current limit and PWM gain.

The MULTI-FUNCTION pin is usually used for line sensing by connecting a resistor from this pin to the rectified DC high-voltage bus to implement line over-voltage (OV)/under-voltage (UV) and line feed-forward with  $DC_{MAX}$  reduction. In this mode, the value of the resistor determines the OV/UV thresholds and the  $DC_{MAX}$  is reduced linearly starting from a line voltage above the under-voltage threshold. In high efficiency applications, this pin can be used in the external current limit mode instead, to reduce the current limit externally (to a value close to the operating peak current), by connecting the pin to SOURCE through a resistor. The same pin can also be used as a remote ON/OFF and a synchronization input in both modes.




Figure 4. Relationship of Duty Cycle to CONTROL Pin Current.

The FREQUENCY pin in the TO-220 package sets the switching frequency to the default value of 132 kHz when connected to SOURCE pin. A half frequency option can be chosen by connecting this pin to CONTROL pin instead. Leaving this pin open is not recommended.

### CONTROL (C) Pin Operation

The CONTROL pin is a low impedance node that is capable of receiving a combined supply and feedback current. During normal operation, a shunt regulator is used to separate the feedback signal from the supply current. CONTROL pin voltage  $V_c$  is the supply voltage for the control circuitry including the MOSFET gate driver. An external bypass capacitor closely connected between the CONTROL and SOURCE pins is required to supply the instantaneous gate drive current. The total amount of capacitance connected to this pin also sets the auto-restart timing as well as control loop compensation.

When rectified DC high-voltage is applied to the DRAIN pin during start-up, the MOSFET is initially off, and the CONTROL pin capacitor is charged through a switched high-voltage current source connected internally between the DRAIN and CONTROL pins. When the CONTROL pin voltage  $V_c$  reaches approximately 5.8 V, the control circuitry is activated and the soft-start begins. The soft-start circuit gradually increases the duty cycle of the MOSFET from zero to the maximum value over approximately 10 ms. If no external feedback/supply current is fed into the CONTROL pin by the end of the soft-start, the high-voltage current source is turned off and the CONTROL pin will start discharging in response to the supply current drawn by the control circuitry. If the power supply is designed properly, and no fault condition such as open loop or shorted output exists, the feedback loop will close, providing external CONTROL pin current, before the CONTROL pin voltage has had a chance to discharge to the lower threshold voltage of approximately 4.8 V (internal supply under-voltage lockout threshold). When the externally fed current charges the CONTROL pin to the shunt regulator voltage of 5.8 V, current

in excess of the consumption of the chip is shunted to SOURCE through resistor  $R_E$  as shown in Figure 2. This current flowing through  $R_E$  controls the duty cycle of the power MOSFET to provide closed loop regulation. The shunt regulator has a finite low output impedance  $Z_C$  that sets the gain of the error amplifier when used in a primary feedback configuration. The dynamic impedance  $Z_C$  of the CONTROL pin together with the external CONTROL pin capacitance sets the dominant pole for the control loop.

When a fault condition such as an open loop or shorted output prevents the flow of an external current into the CONTROL pin, the capacitor on the CONTROL pin discharges towards 4.8 V. At 4.8 V auto-restart is activated which turns the output MOSFET off and puts the control circuitry in a low current standby mode. The high-voltage current source turns on and charges the external capacitance again. A hysteretic internal supply under-voltage comparator keeps  $V_C$  within a window of typically 4.8 to 5.8 V by turning the high-voltage current source on and off as shown in Figure 5. The auto-restart circuit has a divide-by-8 counter which prevents the output MOSFET from turning on again until eight discharge/charge cycles have elapsed. This is accomplished by enabling the output MOSFET only when the divide-by-8 counter reaches full count (S7). The counter effectively limits TOPSwitch-FX power dissipation by reducing the auto-restart duty cycle to typically 4%. Auto-restart mode continues until output voltage regulation is again achieved through closure of the feedback loop.

### Oscillator and Switching Frequency

The internal oscillator linearly charges and discharges an internal capacitance between two voltage levels to create a

sawtooth waveform for the pulse width modulator. The oscillator sets the pulse width modulator/current limit latch at the beginning of each cycle.

The nominal switching frequency of 132 kHz was chosen to minimize transformer size while keeping the fundamental EMI frequency below 150 kHz. The FREQUENCY pin (available only in TO-220 package), when shorted to the CONTROL pin, lowers the switching frequency to 66 kHz (half frequency) which may be preferable in some cases such as noise sensitive video applications or a high efficiency standby mode. Otherwise, the FREQUENCY pin should be connected to the SOURCE pin for the default 132 kHz. Trimming of the current reference improves oscillator frequency accuracy.

To further reduce the EMI level, the switching frequency is jittered (frequency modulated) by approximately  $\pm 4$  kHz at 250 Hz (typical) rate as shown in Figure 6. Figure 28 shows the typical improvement of EMI measurements with frequency jitter.

### Pulse Width Modulator and Maximum Duty Cycle

The pulse width modulator implements voltage mode control by driving the output MOSFET with a duty cycle inversely proportional to the current into the CONTROL pin that is in excess of the internal supply current of the chip (see Figure 4). The excess current is the feedback error signal that appears across  $R_E$  (see Figure 2). This signal is filtered by an RC network with a typical corner frequency of 7 kHz to reduce the effect of switching noise in the chip supply current generated




Figure 5. Typical Waveforms for (1) Power Up (2) Normal Operation (3) Auto-restart (4) Power Down .

by the MOSFET gate driver. The filtered error signal is compared with the internal oscillator sawtooth waveform to generate the duty cycle waveform. As the control current increases, the duty cycle decreases. A clock signal from the oscillator sets a latch which turns on the output MOSFET. The pulse width modulator resets the latch, turning off the output MOSFET. Note that a minimum current must be driven into the CONTROL pin before the duty cycle begins to change.

The maximum duty cycle,  $DC_{MAX}$ , is set at a default maximum value of 78% (typical). However, by connecting the MULTI-FUNCTION pin to the rectified DC high-voltage bus through a resistor with appropriate value, the maximum duty cycle can be made to decrease from 78% to 38% (typical) as shown in Figure 8 when input line voltage increases (see line feed-forward with  $DC_{MAX}$  reduction).

### Minimum Duty Cycle and Cycle Skipping

To maintain power supply output regulation, the pulse width modulator reduces duty cycle as the load at the power supply output decreases. This reduction in duty cycle is proportional to the current flowing into the CONTROL pin. As the CONTROL pin current increases, the duty cycle reduces linearly towards a minimum value specified as minimum duty cycle,  $DC_{MIN}$ . After reaching  $DC_{MIN}$ , if CONTROL pin current is increased further by approximately 0.4 mA, the pulse width modulator will force the duty cycle from  $DC_{MIN}$  to zero in a discrete step (refer to Figure 4). This feature allows a power supply to operate in a cycle skipping mode when the load at its output consumes less power than the power that TOPSwitch-FX delivers at minimum duty cycle,  $DC_{MIN}$ . No additional control is needed for the transition between normal operation and cycle skipping. As the load increases or decreases, the power supply automatically switches between normal operation and cycle skipping mode as necessary.

Cycle skipping may be avoided, if so desired, by connecting a minimum load at the power supply output such that the duty cycle remains at a level higher than  $DC_{MIN}$  at all times.

### Error Amplifier

The shunt regulator can also perform the function of an error amplifier in primary feedback applications. The shunt regulator voltage is accurately derived from a temperature-compensated bandgap reference. The gain of the error amplifier is set by the CONTROL pin dynamic impedance. The CONTROL pin clamps external circuit signals to the  $V_C$  voltage level. The CONTROL pin current in excess of the supply current is separated by the shunt regulator and flows through  $R_E$  as a voltage error signal.

### On-Chip Current Limit with External Programmability

The cycle-by-cycle peak drain current limit circuit uses the output MOSFET ON-resistance as a sense resistor. A current limit comparator compares the output MOSFET on-state drain to source voltage,  $V_{DS(ON)}$  with a threshold voltage. High drain current causes  $V_{DS(ON)}$  to exceed the threshold voltage and turns the output MOSFET off until the start of the next clock cycle. The default current limit of TOPSwitch-FX is preset




Figure 6. Switching Frequency Jitter.

internally. However, with a resistor connected between MULTI-FUNCTION pin and SOURCE pin, current limit can be programmed externally to a lower level between 40% and 100% of the default current limit. Please refer to the graphs in the typical performance characteristics section for the selection of the resistor value. By setting current limit low, a TOPSwitch-FX that is bigger than necessary for the power required can be used to take advantage of the lower  $R_{DS(ON)}$  for higher efficiency. With a second resistor connected between the MULTI-FUNCTION pin and the rectified DC high-voltage bus providing a small amount of feed-forward current, a true power limiting operation against line variation can be implemented. When using an RCD clamp, this feed-forward technique reduces maximum clamp voltage at high line allowing for higher reflected voltage designs. The current limit comparator threshold voltage is temperature compensated to minimize the variation of the current limit due to temperature related changes in  $R_{DS(ON)}$  of the output MOSFET.

The leading edge blanking circuit inhibits the current limit comparator for a short time after the output MOSFET is turned on. The leading edge blanking time has been set so that, if a power supply is designed properly, current spikes caused by primary-side capacitances and secondary-side rectifier reverse recovery time will not cause premature termination of the switching pulse.

The current limit can be lower for a short period after the leading edge blanking time as shown in Figure 33. This is due to dynamic characteristics of the MOSFET. To avoid triggering the current limit in normal operation, the drain current waveform should stay within the envelope shown.

### Line Undervoltage Detection (UV)

At power up, UV keeps TOPSwitch-FX off until the input line voltage reaches the undervoltage threshold. At power down, UV prevents auto-restart attempts after the output goes out of regulation. This eliminates power down glitches caused by the slow discharge of input storage capacitor present in applications such as standby supplies. A single resistor connected from the MULTI-FUNCTION pin to the rectified DC high-voltage bus sets UV threshold during power up. Once the power supply is successfully turned on, UV is disabled to

allow extended input voltage operating range. Input voltage is not checked again until the power supply loses regulation and attempts another turn-on. This is accomplished by enabling the UV comparator only when the divide-by-8 counter used in auto-restart reaches full count (S7) which is also the state that the counter is reset to at power up (see Figure 5). The UV feature can be disabled independent of OV feature as shown in Figure 16.

### Line Overvoltage Shutdown (OV)

The same resistor used for UV also sets an overvoltage threshold which, once exceeded, will force TOPSwitch-FX output into off-state. The ratio of OV and UV thresholds is preset at 4.5 as can be seen in Figure 8. This feature turns off the TOPSwitch-FX power MOSFET when the rectified DC high-voltage exceeds the OV threshold. When the MOSFET is off, the rectified DC high-voltage surge capability is increased to the voltage rating of the MOSFET (700 V), due to the absence of the reflected voltage and leakage spikes on the drain. Small amount of hysteresis is provided on the OV threshold to prevent noise triggering. The OV feature can be disabled independent of UV feature as shown in Figure 15.

### Line Feed-Forward with $DC_{MAX}$ Reduction


The same resistor used for UV and OV also implements line voltage feed-forward which minimizes output line ripple and reduces power supply output sensitivity to line transients. This feed-forward operation is illustrated in Figure 4 by the different values of  $I_M$ . Note that for the same CONTROL pin current, higher line voltage results in smaller operating duty cycle. As an added safety measure, the maximum duty cycle  $DC_{MAX}$  is also reduced from 78% (typical) at a voltage slightly higher than the UV threshold to 38% (typical) at the OV threshold (see Figures 4, 8).  $DC_{MAX}$  of 38% at the OV threshold was chosen to ensure that the power capability of the TOPSwitch-FX is not restricted by this feature under normal operation.

### Remote ON/OFF and Synchronization

TOPSwitch-FX can be turned on or off by controlling the current into or out from the MULTI-FUNCTION pin (see Figure 8). This allows easy implementation of remote ON/OFF control of TOPSwitch-FX in several different ways. A transistor or an optocoupler output connected between the MULTI-FUNCTION pin and the SOURCE pin implements this function with "active-on" (Figure 19) while a transistor or an optocoupler output connected between the MULTI-FUNCTION pin and the CONTROL pin implements the function with "active-off" (Figure 20).

When a signal is received at the MULTI-FUNCTION pin to disable the output through any of the MULTI-FUNCTION pin functions such as OV, UV and remote ON/OFF, TOPSwitch-FX always completes its current switching cycle as illustrated in Figure 7 before the output is forced off. The internal oscillator is stopped slightly before the end of the current cycle and stays there as long as the disable signal exists. When the signal at the MULTI-FUNCTION pin changes state from disable to enable, the internal oscillator starts the next switching cycle. This approach allows the use of this pin to synchronize TOPSwitch-FX to any external signal with a frequency lower than its internal switching frequency.

As seen above, the remote ON/OFF feature allows the TOPSwitch-FX to be turned on and off instantly, on a cycle-by-cycle basis, with very little delay. However, remote ON/OFF can also be used as a standby or power switch to turn off the TOPSwitch-FX and keep it in a very low power consumption state for indefinitely long periods. If the TOPSwitch-FX is held in remote off state for long enough time to allow the CONTROL pin to discharge to the internal supply undervoltage threshold of 4.8 V (approximately 32 ms for a 47  $\mu$ F CONTROL pin capacitance), the CONTROL pin goes into the hysteretic mode of regulation. In this mode, the CONTROL pin goes through



PI-2558-092999

Figure 7. Synchronization Timing Diagram.

alternate charge and discharge cycles between 4.8 V and 5.8 V (see CONTROL pin operation section above) and runs entirely off the high-voltage DC input, but with very low power consumption (160 mW typical at 230 VAC with M pin open). When the TOPSwitch-FX is remotely turned on after entering this mode, it will initiate a normal start-up sequence with soft-start the next time the CONTROL pin reaches 5.8 V. In the worst case, the delay from remote on to start-up can be equal to the full discharge/charge cycle time of the CONTROL pin, which is approximately 125 ms for a 47  $\mu$ F CONTROL pin capacitor. This reduced consumption remote off mode can eliminate expensive and unreliable in-line mechanical switches. It also allows for microprocessor controlled turn-on and turn-off sequences that may be required in certain applications such as inkjet and laser printers. See Figure 27 under application examples for more information.

### Soft-Start

An on-chip soft-start function is activated at start-up with a duration of 10 ms (typical). Maximum duty cycle starts from zero and linearly increases to the default maximum of 78% at the end of the 10 ms duration. In addition to start-up, soft-start is also activated at each restart attempt during auto-restart and when restarting after being in hysteretic regulation of CONTROL pin voltage ( $V_C$ ), due to remote off or thermal shutdown conditions. This effectively minimizes current and voltage stresses on the output MOSFET, the clamp circuit and the output rectifier, during start-up. This feature also helps minimize output overshoot and prevents saturation of the transformer during start-up.

### Shutdown/Auto-Restart

To minimize TOPSwitch-FX power dissipation under fault conditions, the shutdown/auto-restart circuit turns the power supply on and off at an auto-restart duty cycle of typically 4% if an out of regulation condition persists. Loss of regulation interrupts the external current into the CONTROL pin.  $V_C$  regulation changes from shunt mode to the hysteretic auto-

restart mode described above. When the fault condition is removed, the power supply output becomes regulated,  $V_C$  regulation returns to shunt mode, and normal operation of the power supply resumes.

### Hysteretic Over-Temperature Protection

Temperature protection is provided by a precision analog circuit that turns the output MOSFET off when the junction temperature exceeds the thermal shutdown temperature (135 °C typical). When the junction temperature cools to below the hysteretic temperature, normal operation resumes. A large hysteresis of 70 °C (typical) is provided to prevent overheating of the PC board due to a repeating fault condition.  $V_C$  is regulated in hysteretic mode and a 4.8 V to 5.8 V (typical) sawtooth waveform is present on the CONTROL pin when the power supply is turned off.

### Bandgap Reference

All critical TOPSwitch-FX internal voltages are derived from a temperature-compensated bandgap reference. This reference is also used to generate a temperature-compensated current reference which is trimmed to accurately set the switching frequency, MOSFET gate drive current, current limit, and the line OV/UV thresholds. TOPSwitch-FX has improved circuitry to maintain all of the above critical parameters within very tight absolute and temperature tolerances.

### High-Voltage Bias Current Source

This current source biases TOPSwitch-FX from the DRAIN pin and charges the CONTROL pin external capacitance during start-up or hysteretic operation. Hysteretic operation occurs during auto-restart, remote off and over-temperature shutdown. In this mode of operation, the current source is switched on and off with an effective duty cycle of approximately 35%. This duty cycle is determined by the ratio of CONTROL pin charge ( $I_c$ ) and discharge currents ( $I_{CD1}$  and  $I_{CD2}$ ). This current source is turned off during normal operation when the output MOSFET is switching.

## Using FREQUENCY and MULTI-FUNCTION Pins

### FREQUENCY (F) Pin Operation

The FREQUENCY pin is a digital input pin available in TO-220 package only. Shorting the FREQUENCY pin to SOURCE pin selects the nominal switching frequency of 132 kHz (Figure 10) which is suited for most applications. For other cases that may benefit from lower switching frequency such as noise sensitive video applications, a 66 kHz switching frequency (half frequency) can be selected by shorting the FREQUENCY pin to the CONTROL pin (Figure 11). In addition, an example circuit shown in Figure 12 may be used to lower the switching frequency from 132 kHz in normal operation to 66 kHz in standby mode for very low standby power consumption.

### MULTI-FUNCTION (M) Pin Operation

When current is fed into the MULTI-FUNCTION pin, it works as a voltage source of approximately 2.6 V up to a maximum current of +400  $\mu\text{A}$  (typical). At +400  $\mu\text{A}$ , this pin turns into a constant current sink. When current is drawn out of the MULTI-FUNCTION pin, it works as a voltage source of approximately 1.32 V up to a maximum current of -240  $\mu\text{A}$  (typical). At -240  $\mu\text{A}$ , it turns into a constant current source. Refer to Figure 9.

There are a total of five functions available through the use of the MULTI-FUNCTION pin: OV, UV, line feed-forward with  $\text{DC}_{\text{MAX}}$  reduction, external current limit and remote ON/OFF. A short circuit between the MULTI-FUNCTION pin and SOURCE pin disables all five functions and forces TOPSwitch-FX to operate in a simple three terminal mode like TOPSwitch-II. The MULTI-FUNCTION pin is typically used for line sensing by

connecting a resistor from this pin to the rectified DC high-voltage bus to implement OV, UV and  $\text{DC}_{\text{MAX}}$  reduction with line voltage functions. In this mode, the value of the resistor determines the line OV/UV thresholds, and the  $\text{DC}_{\text{MAX}}$  is reduced linearly with rectified DC high-voltage starting from just above the UV threshold. In high efficiency applications this pin can be used in the external current limit mode instead, to reduce the current limit externally to a value close to the operating peak current, by connecting the pin to the SOURCE pin through a resistor. The same pin can also be used as a remote on/off and a synchronization input in both modes. Please refer to Table 2 for possible combinations of the functions with example circuits shown in Figure 13 through Figure 23. A description of specific functions in terms of the MULTI-FUNCTION pin I/V characteristic is shown in Figure 8. The horizontal axis represents MULTI-FUNCTION pin current with positive polarity indicating currents flowing into the pin. The meaning of the vertical axes varies with functions. For those that control the on/off states of the output such as UV, OV and remote ON/OFF, the vertical axis represents the enable/disable states of the output. UV triggers at  $I_{\text{UV}}$  (+50  $\mu\text{A}$  typical) and OV triggers at  $I_{\text{OV}}$  (+225  $\mu\text{A}$  typical). Between +50  $\mu\text{A}$  and +225  $\mu\text{A}$ , the output is enabled. For external current limit and line feed-forward with  $\text{DC}_{\text{MAX}}$  reduction, the vertical axis represents the magnitude of the  $I_{\text{LIMIT}}$  and  $\text{DC}_{\text{MAX}}$ . Line feed-forward with  $\text{DC}_{\text{MAX}}$  reduction lowers maximum duty cycle from 78% at  $I_{\text{M(DC)}}$  (+90  $\mu\text{A}$  typical) to 38% at  $I_{\text{OV}}$  (+225  $\mu\text{A}$ ). External current limit is available only with negative MULTI-FUNCTION pin current. Please see graphs in the typical performance characteristics section for the current limit programming range and the selection of appropriate resistor value.

**MULTI-FUNCTION PIN TABLE\***

Figure Number ►	13	14	15	16	17	18	19	20	21	22	23
Three Terminal Operation	✓										
Undervoltage		✓	✓								✓
Overvoltage		✓		✓							✓
Line Feed-forward ( $\text{DC}_{\text{MAX}}$ )		✓									✓
Line Feed-forward ( $I_{\text{LIMIT}}$ )						✓					
External Current Limit					✓	✓			✓	✓	
Remote ON/OFF						✓	✓	✓	✓	✓	

\*This table is only a partial list of many MULTI-FUNCTION pin configurations that are possible.

Table 2. Typical MULTI-FUNCTION Pin Configurations.




Figure 8. MULTI-FUNCTION Pin Characteristics.




Figure 9. MULTI-FUNCTION Pin Input Simplified Schematic.

Typical Uses of FREQUENCY (F) Pin




Figure 10. Full Frequency Operation (132 kHz).




Figure 11. Half Frequency Operation (66 kHz).




Figure 12. Half Frequency Standby Mode (For High Standby Efficiency).

Typical Uses of MULTI-FUNCTION (M) Pin




Figure 13. Three Terminal Operation (MULTI-FUNCTION Features Disabled. FREQUENCY Pin Tied to SOURCE or CONTROL Pin).




Figure 14. Line Sensing for Undervoltage, Overvoltage and Maximum Duty Cycle Reduction.




Figure 15. Line Sensing for Undervoltage Only (Overvoltage Disabled).




Figure 16. Line Sensing for Overvoltage Only (Undervoltage Disabled).




Figure 17. Externally Set Current Limit.




Figure 18. Current Limit Reduction with Line Voltage.

Typical Uses of MULTI-FUNCTION (M) Pin (cont.)




Figure 19. Active-on (Fail Safe) Remote ON/OFF.




Figure 20. Active-Off Remote ON/OFF.




Figure 21. Active-on Remote ON/OFF with Externally Set Current Limit.




Figure 22. Active-off Remote ON/OFF with Externally Set Current Limit.




Figure 23. Active-off Remote ON/OFF with Line Sense.

Application Examples

A High Efficiency, 30 W, Universal Input Power Supply

The circuit shown in Figure 24 takes advantage of several of the TOPSwitch-FX features to reduce system cost and power supply size and to improve efficiency. This design delivers 30 W at 12 V, from an 85 to 265 VAC input, at an ambient of 50 °C, in an open frame configuration. A nominal efficiency of 80% at full load is achieved using TOP234.

The current limit is externally set by resistors R1 and R2 to a value just above the low line operating peak current of approximately 70% of the default current limit. This allows use of a smaller transformer core size and/or higher transformer primary inductance for a given output power, reducing TOPSwitch-FX power dissipation, while at the same time avoiding transformer core saturation during startup and output transient conditions. The resistor R1 provides a feed-forward signal that reduces the current limit with increasing line voltage, which, in turn, limits the maximum overload power at high input line voltage. The feed-forward function in combination with the built-in soft-start feature of TOPSwitch-FX, allows the use of a low cost RCD clamp (R3, C3 and D1) with a higher reflected voltage, by safely limiting the

TOPSwitch-FX drain voltage, with adequate margin, under worst case conditions. The extended maximum duty cycle feature of TOPSwitch-FX (guaranteed minimum value of 75% vs. 64% for TOPSwitch-II) allows the use of a smaller input capacitor (C1). The extended maximum duty cycle and the higher reflected voltage possible with the RCD clamp also permit the use of a higher primary to secondary turns ratio for T1 which reduces the peak reverse voltage experienced by the secondary rectifier D8. As a result, a 60 V Schottky rectifier can be used for up to 15 V outputs, which greatly improves power supply efficiency. The cycle skipping feature of the TOPSwitch-FX eliminates the need for any dummy loading for regulation at no load and reduces the no load/standby consumption of the power supply. Frequency jitter provides improved margin for conducted EMI meeting the CISPR 22 (FCC B) specification.

A simple Zener sense circuit is used for low cost. The output voltage is determined by the Zener diode (VR2) voltage and the voltage drops across the optocoupler (U2) LED and resistor R6. Resistor R8 provides bias current to Zener VR2 for typical regulation of ±5% at the 12 V output level, over line and load and component variations.




Figure 24. 30 W Power Supply using External Current Limit.



## 17 W PC Standby Power Supply

Figure 26 shows a 17 W PC standby application with 3.3 V and 5 V secondary outputs and a 15 V primary output. The supply uses the TOP232 operating from 230 VAC or 100/115 VAC with doubler input. This design takes advantage of the soft-start, line under-voltage detect, tighter current limit variation and higher switching frequency features of TOPSwitch-FX. For example, the higher switching frequency with tighter current limit variation allows use of an EE19 transformer core. Furthermore, the spacing between high-voltage DRAIN pin and low voltage pins of the TOPSwitch-FX packages provides large creepage distance which is a significant advantage in high pollution environments such as fan cooled PC power supplies.

Capacitor C1 provides high frequency decoupling of the high-voltage DC supply, and is necessary only if there is a long trace length from the source of the DC supply to the inputs of this standby circuit. The line sense resistor R1 senses the DC input voltage for line undervoltage. When AC is turned off, the under-voltage detect feature of the TOPSwitch-FX prevents auto-restart glitches at the output caused by the slow discharge of large storage capacitance in the main converter.

This is achieved by turning the power supply off when the input voltage goes below a level needed to maintain output regulation and keeping it off until the input voltage goes above the under-voltage threshold ( $V_{UV}$ ), when the AC is turned on again. The under voltage threshold is set at 200 VDC, slightly below the required lowest operating DC input voltage, for start-up at 170 VAC. This feature saves several components needed to implement the glitch free turn off with discrete or TOPSwitch-II based designs.

The bias winding is rectified and filtered by D2 and C6 to create a bias voltage for the TOP232 and to provide a 15 V primary bias output voltage for the main power supply primary control circuitry. Both 3.3 V and 5 V output voltages are sensed by R9, R10 and R11 using a TL431 (U3) circuit shown. Resistor R6 limits current through optocoupler U2 and sets overall AC control loop gain. Resistor R7 assures that there is sufficient bias current for the TL431 when the optocoupler is at a minimum current. Capacitor C8 provides a soft-finish function to eliminate turn-on overshoot. The no load regulation (cycle-skipping) of TOPSwitch-FX permits the circuit to meet the low standby power requirement of the Blue Angel specification for PCs.




Figure 26. 17 W PC Standby Supply.



In addition to using a minimum number of components, TOPSwitch-FX provides many technical advantages in this type of application:

1. Extremely low power consumption in the off mode: 80 mW typical at 110 VAC and 160 mW typical at 230 VAC. This is because in the remote/off mode the TOPSwitch-FX consumes very little power, and the external circuitry does not consume any current (M pin is open) from the high-voltage DC input.
2. A very low cost, low voltage/current, momentary contact switch can be used.
3. No debouncing circuitry for the momentary switch is required. During turn-on, the start-up time of the power supply (typically 10 to 20 ms) plus the microprocessor initiation time act as a debouncing filter, allowing a turn-on only if the switch is depressed firmly for at least the above delay time. During turn-off, the microprocessor initiates the shutdown sequence when it detects the first closure of the switch, and subsequent bouncing of the switch has no effect. If necessary, the microprocessor could implement the switch debouncing in software during turn-off, or a filter capacitor can be used at the switch status input.
4. No external current limiting circuitry is needed for the operation of the U4 optocoupler output due to internal limiting of M pin current.
5. No high-voltage resistors to the input DC voltage rail are required to power the external circuitry in the primary. Even the LED current for U3 can be derived from the CONTROL pin. This not only saves components and simplifies layout, but also eliminates the power loss associated with the high-voltage resistors in both on and off states.
6. Robust design: There is no on/off latch that can be accidentally triggered by transients. Instead, the power supply is held in the on-state through the secondary side microprocessor.

## Key Application Considerations

### TOPSwitch-FX vs. TOPSwitch-II

Table 3 compares the features and performance differences between TOPSwitch-FX and TOPSwitch-II. Many of the new features eliminate the need for costly discrete component.

Other features increase the robustness of design allowing cost savings in the transformer and other power components.

Function	TOPSwitch-II	TOPSwitch-FX	Figures	Advantages
Soft-Start	N/A*	10 ms		<ul style="list-style-type: none"> <li>Limits peak current and voltage component stresses during start-up</li> <li>Eliminates external components used for soft-start in most applications</li> <li>Minimizes output overshoot</li> </ul>
External Current Limit	N/A*	Programmable 100% to 40% of default current limit	8, 17, 18, 21, 22	<ul style="list-style-type: none"> <li>Smaller transformer</li> <li>Higher efficiency</li> <li>Allows tighter power limit during output overload conditions</li> </ul>
DC <sub>MAX</sub>	67%	78%	4	<ul style="list-style-type: none"> <li>Smaller input cap (wider dynamic range)</li> <li>Higher power capability (when used with RCD clamp for large V<sub>OR</sub>)</li> <li>Allows use of Schottky secondary rectifier diode for up to 15 V output for high efficiency</li> </ul>
Line Feed-forward with DC <sub>MAX</sub> Reduction	N/A*	78% to 38%	4, 8, 14, 23	<ul style="list-style-type: none"> <li>Rejects line ripple</li> <li>Increases transient and surge voltage withstand capability</li> </ul>
Line OV Shutdown	N/A*	Single resistor programmable	8, 14, 16, 23	<ul style="list-style-type: none"> <li>Increases voltage withstand capability against line surge</li> </ul>
Line UV Detection	N/A*	Single resistor programmable	5, 8, 14, 15, 23	<ul style="list-style-type: none"> <li>Prevents auto-restart glitches during power-down</li> </ul>
Switching Frequency	100 kHz ±10%	132 kHz ±7%	10	<ul style="list-style-type: none"> <li>Smaller transformer</li> <li>Fundamental below 150 kHz for conducted EMI</li> </ul>
Switching Frequency Option (TO-220 only)	N/A*	66 kHz ±7%	11, 12	<ul style="list-style-type: none"> <li>Lower losses when using RC and RCD snubber for noise reduction in video applications</li> <li>Allows for higher efficiency in standby mode</li> <li>Lower EMI (second harmonic below 150 kHz)</li> </ul>
Frequency Jitter	N/A*	±4 kHz@132 kHz ±2 kHz@66 kHz	6, 28	<ul style="list-style-type: none"> <li>Reduces conducted EMI</li> </ul>
Cycle Skipping	N/A*	At DC <sub>MIN</sub> (1.5%)	4	<ul style="list-style-type: none"> <li>Zero load regulation without dummy load</li> <li>Low power consumption at no load</li> </ul>

\*Not available

Table 3. Comparison Between TOPSwitch-II and TOPSwitch-FX. (continued on next page)

Function		TOPSwitch-II	TOPSwitch-FX	Figures	Advantages
Remote ON/OFF		N/A*	Single transistor or optocoupler interface or manual switch	8, 19, 20, 21, 22, 23, 27	<ul style="list-style-type: none"> <li>• Fast on/off (cycle by cycle)</li> <li>• Active-on or active-off control</li> <li>• Low consumption in remote off state</li> <li>• Active-on control for fail-safe</li> <li>• Eliminates expensive in-line on/off switch</li> <li>• Allows processor controlled turn on/off</li> <li>• Permits shutdown/wake-up of peripherals via LAN or parallel port</li> </ul>
Synchronization		N/A*	Single transistor or optocoupler interface		<ul style="list-style-type: none"> <li>• Synchronization to external lower frequency signal</li> <li>• Starts new switching cycle on demand</li> </ul>
Thermal Shutdown		Latched	Hysteretic (with 70 °C hysteresis)		<ul style="list-style-type: none"> <li>• Automatic recovery from thermal fault</li> <li>• Large hysteresis prevents circuit board overheating</li> </ul>
Current Limit Tolerance		±10% (@25 °C) -8% (0 °C to100 °C)	±7% (@25 °C) -4% (0 °C to 100 °C)		<ul style="list-style-type: none"> <li>• 10% higher power capability due to tighter tolerance</li> </ul>
DRAIN Creepage at Package	DIP	0.037" / 0.94 mm	0.137" / 3.48 mm		<ul style="list-style-type: none"> <li>• Greater immunity to arcing as a result of build-up of dust, debris and other contaminants</li> </ul>
	SMD	0.037" / 0.94 mm	0.137" / 3.48 mm		
	TO-220	0.046" / 1.17 mm	0.068" / 1.73 mm		
DRAIN Creepage at PCB for TO-220		0.045" / 1.14 mm	0.113" / 2.87 mm (preformed leads)		<ul style="list-style-type: none"> <li>• Preformed leads accommodate large creepage for PCB layout</li> <li>• Easier to meet Safety (UL/VDE)</li> </ul>

\*Not available  
Table 3 (cont). Comparison Between TOPSwitch-II and TOPSwitch-FX.

**TOPSwitch-FX Design Considerations**

**TOPSwitch-FX Selection**

Selecting the optimum TOPSwitch-FX depends upon required maximum output power, efficiency, heat sinking constraints and cost goals. With the option to externally reduce current limit, a larger TOPSwitch-FX may be used for lower power applications where higher efficiency is needed or minimal heat sinking is available.

**Input Capacitor**

The input capacitor must be chosen to provide the minimum DC voltage required for the TOPSwitch-FX converter to maintain regulation at the lowest specified input voltage and maximum output power. Since TOPSwitch-FX has a higher DC<sub>MAX</sub> than TOPSwitch-II, it is possible to use a smaller input capacitor. For TOPSwitch-FX, a capacitance of 2 µF per watt is usually sufficient for universal input with an appropriately designed transformer.

**Primary Clamp and Output Reflected Voltage V<sub>OR</sub>**

A primary clamp is necessary to limit the peak TOPSwitch-FX drain to source voltage. A Zener clamp (see Figure 26, VR1) requires few parts and takes up little board space. For good efficiency, the clamp Zener should be selected to be at least 1.5 times the output reflected voltage V<sub>OR</sub> as this keeps the leakage spike conduction time short. When using a Zener clamp in a universal input application, a V<sub>OR</sub> of less than 135 V is recommended to allow for the absolute tolerances and temperature variations of the Zener. This will ensure efficient operation of the clamp circuit and will also keep the maximum drain voltage below the rated breakdown voltage of the TOPSwitch-FX MOSFET.

A high V<sub>OR</sub> is required to take full advantage of the wider DC<sub>MAX</sub> of TOPSwitch-FX. An RCD clamp provides tighter clamp voltage tolerance than a Zener clamp and allows a V<sub>OR</sub> as high as 165 V. The V<sub>OR</sub> can be further increased in continuous mode designs up to 185 V by reducing the external current limit as a function of input line voltage (see Figure 18). The RCD clamp is more cost effective than the Zener clamp but requires more careful design (see quick design checklist).

### Output Diode

The output diode is selected for peak inverse voltage, output current, and thermal conditions in the application (including heat sinking, air circulation, etc.). The higher  $DC_{MAX}$  of TOPSwitch-FX along with an appropriate transformer turns ratio can allow the use of a 60 V Schottky diode for higher efficiency on output voltages as high as 15 V (See Figure 24. A 12 V, 30 W design using a 60 V Schottky for the output diode).

### Soft-Start

Generally a power supply experiences maximum stress at start-up before the feedback loop achieves regulation. For a period of 10 ms the on-chip soft-start linearly increases the duty cycle from zero to the default  $DC_{MAX}$  at turn on, which causes the primary current and output voltage to rise in an orderly manner allowing time for the feedback loop to take control of the duty cycle. This reduces the stress on the TOPSwitch-FX MOSFET, clamp circuit and output diode(s), and helps prevent transformer saturation during start-up. Also, soft-start limits the amount of output voltage overshoot, and in many applications eliminates the need for a soft-finish capacitor.

### EMI


The frequency jitter feature modulates the switching frequency over a narrow band as a means to reduce conducted EMI peaks associated with the harmonics of the fundamental switching frequency. This is particularly beneficial for average detection mode. As can be seen in Figure 28, the benefits of jitter increase with the order of the switching harmonic due to an increase in frequency deviation.

The FREQUENCY pin of TOPSwitch-FX offers a switching frequency option of 132 kHz or 66 kHz. In applications that require heavy snubbers on the drain node for reducing high frequency radiated noise (for example, video noise sensitive applications such as VCR, DVD, monitor, TV, etc.), operating at 66 kHz will reduce snubber loss resulting in better efficiency. Also, in applications where transformer size is not a concern, use of the 66 kHz option will provide lower EMI and higher efficiency. Note that the second harmonic of 66 kHz is still below 150 kHz, above which the conducted EMI specifications get much tighter.


For 10 W or below, it is possible to use a simple inductor in place of a more costly AC input common mode choke to meet worldwide conducted EMI limits.

### Transformer Design


It is recommended that the transformer be designed for maximum operating flux density of 3000 gauss and a peak flux density of 4200 gauss at maximum current limit. The turns ratio should be chosen for a reflected voltage ( $V_{OR}$ ) no greater than 135 V when



(a)



(b)



(c)

Figure 28. (a) Conducted Noise Improvement for Low Frequency Harmonics due to Jitter, (b) TOPSwitch-II Full Range EMI Scan (100 kHz, no Jitter), (c) TOPSwitch-FX Full Range EMI Scan (132 kHz, with Jitter) with Identical Circuitry and Conditions.




Figure 29. Layout Considerations for TOPSwitch-FX using DIP or SMD (Using Line Sensing for Under-Voltage and Overvoltage).




Figure 30. Layout Considerations for TOPSwitch-FX using TO-220 Package (Using Current Limit Reduction with Line Voltage).

using a Zener clamp, 165 V when using an RCD clamp and 185 V when using RCD clamp with current limit feed-forward.

For designs where operating current is significantly lower than the default current limit, it is recommended to use an externally set current limit close to the operating peak current to reduce peak flux density and peak power (see Figure 17). In most applications, the tighter current limit tolerance, higher switching frequency and soft-start features of TOPSwitch-FX contribute to a smaller transformer when compared to TOPSwitch-II.

### Standby Consumption

Cycle skipping can significantly reduce power loss at zero load, especially when a Zener clamp is used. For very low secondary power consumption use a TL431 regulator for feedback control. Alternately, switching losses can be significantly reduced by switching from 132 kHz in normal operation to 66 kHz under light load conditions.

### TOPSwitch-FX Layout Considerations

#### Primary Side Connections

Use a single point (Kelvin) connection at the negative terminal of the input filter capacitor for TOPSwitch-FX SOURCE pin and bias winding return. This improves surge capabilities by returning surge currents from the bias winding directly to the input filter capacitor.

The CONTROL pin bypass capacitor should be located as close as possible to the SOURCE and CONTROL pins and its SOURCE connection trace should not be shared by the main MOSFET switching currents.

All SOURCE pin referenced components connected to the MULTI-FUNCTION pin should also be located close to SOURCE and MULTI-FUNCTION pins with dedicated SOURCE pin connection. The MULTI-FUNCTION pin's trace should be kept as short as possible and away from the DRAIN trace to prevent noise coupling. Line sense resistor (R1 in Figures 29 and 30) should be located close to the MULTI-FUNCTION pin to minimize the trace length on the MULTI-FUNCTION pin side.

In addition to the 47  $\mu$ F CONTROL pin capacitor, a high frequency bypass capacitor in parallel may be used for better noise immunity. The feedback optocoupler output should also be located close to the CONTROL and SOURCE pins of TOPSwitch-FX.

#### Y-Capacitor

The Y-capacitor should be connected close to the secondary output return pin(s) and the primary DC input pin of the transformer (see Figures 29 and 30).

#### Heat Sinking

The tab of the Y package (TO-220) is internally electrically tied to the SOURCE pin. To avoid circulating currents, a heat sink attached to the tab should not be electrically tied to any nodes on the PC board.

When using P (DIP-8) or G (SMD-8) packages, a copper area underneath the package connected to the SOURCE pins will act as an effective heat sink.

In addition, sufficient copper area should be provided at the anode and cathode leads of the output diode(s) for heat sinking.

### Quick Design Checklist

As with any power supply design, all TOPSwitch-FX designs should be verified on the bench to make sure that components specifications are not exceeded under worst case conditions. The following minimum set of tests is strongly recommended:

1. Maximum drain voltage – Verify that peak  $V_{DS}$  does not exceed 675 V at highest input voltage and maximum overload output power. Maximum overload output power occurs when the output is overloaded to a level just before the power supply goes into auto-restart (loss of regulation).
2. Maximum drain current – At maximum ambient temperature, maximum input voltage and maximum output load, verify drain current waveforms at start-up for any signs of transformer saturation and excessive leading edge current spikes. TOPSwitch-FX has a leading edge blanking time of 200 ns to prevent premature termination of the on-cycle. Verify that the leading edge current spike is below the allowed current limit envelope (see Figure 33) for the drain current waveform at the end of the 200 ns blanking period.
3. Thermal check – At maximum output power, minimum input voltage and maximum ambient temperature, verify that temperature specifications are not exceeded for TOPSwitch-FX, transformer, output diodes and output capacitors. Enough thermal margin should be allowed for the part-to-part variation of the  $R_{DS(ON)}$  of TOPSwitch-FX as specified in the data sheet. The margin required can either be calculated from the tolerances or it can be accounted for by connecting an external resistance in series with the DRAIN pin and attached to the same heat sink, having a resistance value that is equal to the difference between the measured  $R_{DS(ON)}$  of the device under test and the worst case maximum specification.

### Design Tools

1. Technical literature: Data Sheet, Application Notes, Design Ideas, etc.
2. transformer design spreadsheet.
3. Engineering prototype boards.

Up to date information on design tools can be found at Power Integrations Web site: [www.power.com](http://www.power.com)

**ABSOLUTE MAXIMUM RATINGS<sup>(1,4)</sup>**

DRAIN Pin Voltage .....	-0.3 to 700 V
DRAIN Pin Peak Current: TOP232 .....	0.8 A
TOP233 .....	1.6 A
TOP234 .....	2.4 A
CONTROL Pin Voltage .....	-0.3 to 9 V
CONTROL Pin Current .....	100 mA
MULTI-FUNCTION Pin Voltage .....	-0.3 to 9 V
FREQUENCY Pin Voltage .....	-0.3 to 9 V
Operating Junction Temperature <sup>(2)</sup> .....	-40 to 150 °C

Lead Temperature<sup>(3)</sup> ..... 260 °C

**Notes:**

1. All voltages referenced to SOURCE,  $T_A = 25\text{ °C}$ .
2. Normally limited by internal circuitry.
3. 1/16" from case for 5 seconds.
4. The Absolute Maximum Ratings specified may be applied, one at a time without causing permanent damage to the product. Exposure to Absolute Maximum Ratings for extended periods of time may affect product reliability.

**THERMAL RESISTANCE**

Thermal Resistance: Y Package

$(\theta_{JA})^{(1)}$ .....	70 °C/W
$(\theta_{JC})^{(2)}$ .....	2 °C/W
P/G Package:	
$(\theta_{JA})$ .....	45 °C/W <sup>(3)</sup> ; 35 °C/W <sup>(4)</sup>
$(\theta_{JC})^{(5)}$ .....	11 °C/W

**Notes:**

1. Free standing with no heat sink.
2. Measured at the back surface of tab.
3. Soldered to 0.36 sq. inch (232 mm<sup>2</sup>), 2oz. (610 gm/m<sup>2</sup>) copper clad.
4. Soldered to 1 sq. inch (645 mm<sup>2</sup>), 2oz. (610 gm/m<sup>2</sup>) copper clad.
5. Measured on the SOURCE pin close to plastic interface.

Parameter	Symbol	Conditions			Min	Typ	Max	Units
		(Unless Otherwise Specified) See Figure 34 SOURCE = 0 V; $T_J = -40$ to $125\text{ °C}$						
<b>CONTROL FUNCTIONS</b>								
Switching Frequency (average)	$f_{OSC}$	$I_C = 4\text{ mA}; T_J = 25\text{ °C}$	FREQUENCY Pin Connected to SOURCE	124	132	140	kHz	
			FREQUENCY Pin Connected to CONTROL	61.5	66	70.5		
Frequency Jitter Deviation	$\Delta f$		132 kHz Operation		$\pm 4$		kHz	
			66 kHz Operation		$\pm 2$			
Frequency Jitter Modulation Rate	$f_M$				250		Hz	
Maximum Duty Cycle	$DC_{MAX}$	$I_C = I_{CD1}$	$I_M \leq I_{M(DC)}$	75.0	78.0	82.0	%	
			$I_M = 190\text{ }\mu\text{A}$	35.0	47.0	57.0		
Minimum Duty Cycle (Prior to Cycle Skipping)	$DC_{MIN}$			0.8	1.5	2.7	%	
Soft Start Time	$t_{SOFT}$		$T_J = 25\text{ °C}; DC_{MIN}$ to $DC_{MAX}$		10	14	ms	
PWM Gain			$I_C = 4\text{ mA}; T_J = 25\text{ °C}$	-27	-22	-17	%/mA	

Parameter	Symbol	Conditions			Min	Typ	Max	Units
		(Unless Otherwise Specified) See Figure 34 SOURCE = 0 V; T <sub>J</sub> = -40 to 125 °C						
<b>CONTROL FUNCTIONS (cont.)</b>								
PWM Gain Temperature Drift		See Note A				-0.01		%/mA/°C
External Bias Current	I <sub>B</sub>	See Figure 4			1.2	1.9	2.8	mA
CONTROL Current at Start of Cycle Skipping		T <sub>J</sub> = 25 °C				5.9	7.5	mA
Dynamic Impedance	Z <sub>C</sub>	I <sub>C</sub> = 4 mA; T <sub>J</sub> = 25 °C See Figure 32			10	15	22	Ω
Dynamic Impedance Temperature Drift						0.18		%/°C
Control Pin Internal Filter Pole						7		kHz
<b>SHUTDOWN/AUTO-RESTART</b>								
Control Pin Charging Current	I <sub>C(CH)</sub>	T <sub>J</sub> = 25 °C	V <sub>C</sub> = 0 V	-5.0	-3.8	-2.6	mA	
			V <sub>C</sub> = 5 V	-3.0	-1.9	-0.8		
Charging Current Temperature Drift		See Note A				0.5		%/°C
Auto-restart Upper Threshold Voltage	V <sub>C(AR)</sub>					5.8		V
Auto-restart Lower Threshold Voltage					4.5	4.8	5.1	V
Auto-restart Hysteresis Voltage					0.8	1.0		V
Auto-restart Duty Cycle					2	4	8	%
Auto-restart Frequency						1.0		Hz

Parameter	Symbol	Conditions			Min	Typ	Max	Units
		(Unless Otherwise Specified) See Figure 34 SOURCE = 0 V; $T_J = -40$ to $125$ °C						
<b>MULTI-FUNCTION INPUT</b>								
Line Undervoltage Threshold Current	$I_{UV}$	$T_J = 25$ °C			44	50	54	$\mu$ A
Line Overvoltage or Remote ON/OFF Threshold Current and Hysteresis	$I_{OV}$	$T_J = 25$ °C	Threshold	210	225	240	$\mu$ A	
			Hysteresis		10		$\mu$ A	
Remote ON/OFF Negative Threshold Current and Hysteresis	$I_{REM(N)}$	$T_J = 25$ °C	Threshold	-43	-35	-27	$\mu$ A	
			Hysteresis		-7		$\mu$ A	
MULTI-FUNCTION Pin Short Circuit Current	$I_{M(SC)}$	$V_M = V_C$			300	400	520	$\mu$ A
		$V_M = 0$ V	Normal Mode	-300	-240	-180		
			Auto-restart Mode	-110	-90	-70		
MULTI-FUNCTION Pin Voltage	$V_M$		$I_M = 50$ $\mu$ A	2.00	2.60	3.00	V	
			$I_M = 225$ $\mu$ A	2.50	2.90	3.30		
			$I_M = -50$ $\mu$ A	1.25	1.32	1.39		
			$I_M = -150$ $\mu$ A	1.18	1.24	1.30		
Maximum Duty Cycle Reduction Onset Threshold Current	$I_{M(DC)}$	$T_J = 25$ °C			75	90	110	$\mu$ A
Maximum Duty Cycle Reduction Slope		$I_M > I_{M(DC)}$				0.30		%/ $\mu$ A
Remote-OFF DRAIN Supply Current		$V_{DRAIN} = 150$ V	MULTI-FUNCTION Pin Floating		0.6	1.1	mA	
			MULTI-FUNCTION Pin Shorted to CONTROL		1.0	1.8		
Remote-ON Delay	$T_{RON}$	From Remote On to Drain Turn-On See Note B			1.5	2.5	4.0	$\mu$ s
Remote-OFF Setup Time	$T_{ROFF}$	Minimum Time Before Drain Turn-On to Disable Cycle See Note B			1.5	2.5	4.0	$\mu$ s

Parameter	Symbol	Conditions		Min	Typ	Max	Units
		(Unless Otherwise Specified) See Figure 34 SOURCE = 0 V; $T_J = -40$ to $125$ °C					
<b>FREQUENCY INPUT</b>							
FREQUENCY Pin Threshold Voltage	$V_F$	See Note B		1.0	2.9	$V_C - 1.0$	V
FREQUENCY Pin Input Current	$I_F$	$V_F = V_C$		10	22	40	$\mu$ A
<b>CIRCUIT PROTECTION</b>							
Self Protection Current Limit	$I_{LIMIT}$	TOP232 $T_J = 25$ °C	Internal; $di/dt = 100\text{mA}/\mu\text{s}$ See Note C	0.465	0.500	0.535	A
		TOP233 $T_J = 25$ °C	Internal; $di/dt = 200\text{mA}/\mu\text{s}$ See Note C	0.930	1.000	1.070	
		TOP234 $T_J = 25$ °C	Internal; $di/dt = 300\text{mA}/\mu\text{s}$ See Note C	1.395	1.500	1.605	
Initial Current Limit	$I_{INIT}$	See Figure 33 $T_J = 25$ °C	$\leq 85$ VAC (Rectified Line Input)	$0.75 \times I_{LIMIT(MIN)}$			A
			265 VAC (Rectified Line Input)	$0.6 \times I_{LIMIT(MIN)}$			
Leading Edge Blanking Time	$t_{LEB}$	$I_C = 4$ mA			200		ns
Current Limit Delay	$t_{ILD}$	$I_C = 4$ mA			100		ns
Thermal Shutdown Temperature				125	135	150	°C
Thermal Shutdown Hysteresis					70		°C
Power-up Reset Threshold Voltage	$V_{C(RESET)}$	Figure 34, S1 open		2.0	3.3	4.3	V
<b>OUTPUT</b>							
ON-State Resistance	$R_{DS(ON)}$	TOP232 $I_D = 50$ mA	$T_J = 25$ °C		15.6	18.0	$\Omega$
			$T_J = 100$ °C		25.7	30.0	
		TOP233 $I_D = 100$ mA	$T_J = 25$ °C		7.8	9.0	
			$T_J = 100$ °C		12.9	15.0	
		TOP234 $I_D = 150$ mA	$T_J = 25$ °C		5.2	6.0	
			$T_J = 100$ °C		8.6	10.0	

Parameter	Symbol	Conditions	Min	Typ	Max	Units
		(Unless Otherwise Specified) See Figure 34 SOURCE = 0 V; $T_J = -40$ to $125$ °C				
<b>OUTPUT (cont.)</b>						
Off-State Current	$I_{DSS}$	$V_M = \text{Floating}; I_C = 4\text{mA}$ $V_{DS} = 560\text{ V}; T_J = 125$ °C			150	$\mu\text{A}$
Breakdown Voltage	$BV_{DSS}$	$V_M = \text{Floating}; I_C = 4\text{mA}$ $I_D = 100\ \mu\text{A}; T_J = 25$ °C	700			V
Rise Time	$t_R$	Measured in a Typical Flyback Converter Application		100		ns
Fall Time	$t_F$			50		ns
<b>SUPPLY VOLTAGE CHARACTERISTICS</b>						
DRAIN Supply Voltage		See Note D	36			V
Shunt Regulator Voltage	$V_{C(\text{SHUNT})}$	$I_C = 4\text{ mA}$	5.60	5.85	6.10	V
Shunt Regulator Temperature Drift				$\pm 50$		ppm/°C
Control Supply/ Discharge Current	$I_{CD1}$	Output MOSFET Enabled $V_M = 0\text{ V}$	1.0	1.5	2.0	mA
	$I_{CD2}$	Output MOSFET Disabled $V_M = 0\text{ V}$	0.3	0.6	1.0	

## NOTES:

- A. For specifications with negative values, a negative temperature coefficient corresponds to an increase in magnitude with increasing temperature, and a positive temperature coefficient corresponds to a decrease in magnitude with increasing temperature.
- B. Guaranteed by characterization. Not tested in production.
- C. For externally adjusted current limit values, please refer to the graph (Current Limit vs. External Current Limit Resistance) in the Typical Performance Characteristics section.
- D. It is possible to start up and operate TOPSwitch-FX at DRAIN voltages well below 36 V. However, the CONTROL pin charging current is reduced, which affects start-up time, auto-restart frequency, and auto-restart duty cycle. Refer to the characteristic graph on CONTROL pin charge current ( $I_C$ ) vs. DRAIN voltage for low voltage operation characteristics.




Figure 31. Duty Cycle Measurement.




Figure 32. CONTROL Pin I-V Characteristic.




Figure 33. Drain Current Operating Envelope.




Figure 34. TOPSwitch-FX General Test Circuit.

**BENCH TEST PRECAUTIONS FOR EVALUATION OF ELECTRICAL CHARACTERISTICS**


The following precautions should be followed when testing TOPSwitch-FX by itself outside of a power supply. The schematic shown in Figure 34 is suggested for laboratory testing of TOPSwitch-FX.

When the DRAIN pin supply is turned on, the part will be in the auto-restart mode. The CONTROL pin voltage will be oscillating at a low frequency between 4.8 and 5.8 V and the drain is turned on every eighth cycle of the CONTROL pin oscillation. If the CONTROL pin power supply is turned on


while in this auto-restart mode, there is only a 12.5% chance that the CONTROL pin oscillation will be in the correct state (drain active state) so that the continuous drain voltage waveform may be observed. It is recommended that the  $V_C$  power supply be turned on first and the DRAIN pin power supply second if continuous drain voltage waveforms are to be observed. The 12.5% chance of being in the correct state is due to the divide-by-8 counter. Temporarily shorting the CONTROL pin to the SOURCE pin will reset TOPSwitch-FX, which then will come up in the correct state.

**Typical Performance Characteristics**

**CURRENT LIMIT vs. MULTI-FUNCTION PIN CURRENT**




**CURRENT LIMIT vs. EXTERNAL CURRENT LIMIT RESISTANCE**




Typical Performance Characteristics (cont.)


**BREAKDOWN vs. TEMPERATURE**




**FREQUENCY vs. TEMPERATURE**




**OVER-VOLTAGE THRESHOLD vs. TEMPERATURE**




**UNDER-VOLTAGE THRESHOLD vs. TEMPERATURE**



**OVER-VOLTAGE THRESHOLD vs. TEMPERATURE**




**UNDER-VOLTAGE THRESHOLD vs. TEMPERATURE**




Typical Performance Characteristics (cont.)


**MULTI-FUNCTION PIN VOLTAGE vs. CURRENT**




**MULTI-FUNCTION PIN VOLTAGE vs. CURRENT (EXPANDED)**




**CONTROL CURRENT at START of CYCLE SKIPPING vs. TEMPERATURE**




**MAX. DUTY CYCLE REDUCTION ONSET THRESHOLD CURRENT vs. TEMPERATURE**





**OUTPUT CHARACTERISTICS**






**I<sub>C</sub> vs. DRAIN VOLTAGE**



Typical Performance Characteristics (cont.)



TO-220-7B



Y07B


MOUNTING HOLE PATTERN

Notes:

1. Controlling dimensions are inches. Millimeter dimensions are shown in parentheses.
2. Pin locations start with Pin 1, and continue from left to right when viewed from the front. Pins 2 and 6 are omitted.
3. Dimensions do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .006 (.15mm) on any side.
4. Minimum metal to metal spacing at the package body for omitted pin locations is .068 inch (1.73 mm).
5. Position of the formed leads to be measured at the mounting plane, .670 inch (17.02 mm) below the hole center.
6. All terminals are solder plated.


PI-2560-033001

### PDIP-8B (P Package)



Notes:


1. Package dimensions conform to JEDEC specification MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP) package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are shown in parentheses.
3. Dimensions shown do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clockwise to Pin 8 when viewed from the top. The notch and/or dimple are aids in locating Pin 1. Pin 6 is omitted.
5. Minimum metal to metal spacing at the package body for the omitted lead location is .137 inch (3.48 mm).
6. Lead width measured at package body.
7. Lead spacing measured with the leads constrained to be perpendicular to plane T.



P08B


PI-2551-040110

### SMD-8B (G Package)




Notes:

1. Controlling dimensions are inches. Millimeter sizes are shown in parentheses.
2. Dimensions shown do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .006 (.15) on any side.
3. Pin locations start with Pin 1, and continue counter-clockwise to Pin 8 when viewed from the top. Pin 6 is omitted.
4. Minimum metal to metal spacing at the package body for the omitted lead location is .137 inch (3.48 mm).
5. Lead width measured at package body.
6. D and E are referenced datums on the package body.



Solder Pad Dimensions



G08B

PI-2546-040110

Revision	Notes	Date
A	Initial Release.	01/00
B	Corrected rounding of operating frequency (132/66 kHz), corrected spelling and corrected Storage Temperature $\theta_{JC}$ and updated nomenclature in parameter table.	07/01
C	Updated with new Brand Style Logo.	06/15

### For the latest updates, visit our website: [www.power.com](http://www.power.com)

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

### Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at [www.power.com](http://www.power.com). Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.power.com/ip.htm>.

### Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, LYTSwitch, InnoSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero, HiperPFS, HiperTFS, HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2014, Power Integrations, Inc.

### Power Integrations Worldwide Sales Support Locations

#### World Headquarters

5245 Hellyer Avenue  
San Jose, CA 95138, USA.  
Main: +1-408-414-9200  
Customer Service:  
Phone: +1-408-414-9665  
Fax: +1-408-414-9765  
e-mail: [usasales@power.com](mailto:usasales@power.com)

#### China (Shanghai)

Rm 1601/1610, Tower 1,  
Kerry Everbright City  
No. 218 Tianmu Road West,  
Shanghai, P.R.C. 200070  
Phone: +86-21-6354-6323  
Fax: +86-21-6354-6325  
e-mail: [chinasales@power.com](mailto:chinasales@power.com)

#### China (Shenzhen)

17/F, Hivac Building, No. 2,  
Keji Nan 8th Road, Nanshan  
District, Shenzhen, China,  
518057  
Phone: +86-755-8672-8689  
Fax: +86-755-8672-8690  
e-mail: [chinasales@power.com](mailto:chinasales@power.com)

#### Germany

Lindwurmstrasse 114  
80337 Munich  
Germany  
Phone: +49-895-527-39110  
Fax: +49-895-527-39200  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

#### India

#1, 14th Main Road  
Vasanthanagar  
Bangalore-560052 India  
Phone: +91-80-4113-8020  
Fax: +91-80-4113-8023  
e-mail: [indiasales@power.com](mailto:indiasales@power.com)

#### Italy

Via Milanese 20, 3rd. Fl.  
20099 Sesto San Giovanni (MI)  
Italy  
Phone: +39-024-550-8701  
Fax: +39-028-928-6009  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

#### Japan

Kosei Dai-3 Bldg.  
2-12-11, Shin-Yokohama,  
Kohoku-ku  
Yokohama-shi Kanagwan  
222-0033 Japan  
Phone: +81-45-471-1021  
Fax: +81-45-471-3717  
e-mail: [japansales@power.com](mailto:japansales@power.com)

#### Korea

RM 602, 6FL  
Korea City Air Terminal B/D, 159-6  
Samsung-Dong, Kangnam-Gu,  
Seoul, 135-728, Korea  
Phone: +82-2-2016-6610  
Fax: +82-2-2016-6630  
e-mail: [koreasales@power.com](mailto:koreasales@power.com)

#### Singapore

51 Newton Road  
#19-01/05 Goldhill Plaza  
Singapore, 308900  
Phone: +65-6358-2160  
Fax: +65-6358-2015  
e-mail: [singaporesales@power.com](mailto:singaporesales@power.com)

#### Taiwan

5F, No. 318, Nei Hu Rd., Sec. 1  
Nei Hu Dist.  
Taipei 11493, Taiwan R.O.C.  
Phone: +886-2-2659-4570  
Fax: +886-2-2659-4550  
e-mail: [taiwansales@power.com](mailto:taiwansales@power.com)

#### UK

First Floor, Unit 15, Meadway  
Court, Rutherford Close,  
Stevenage, Herts. SG1 2EF  
United Kingdom  
Phone: +44 (0) 1252-730-141  
Fax: +44 (0) 1252-727-689  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View TOP233PN on WIN SOURCE](#)

 [Power Integrations](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management