



**THE DATASHEET OF  
TLC5602CDWR**



# TLC5602C, TLC5602M VIDEO 8-BIT DIGITAL-TO-ANALOG CONVERTERS





SLAS023D – FEBRUARY 1989 – REVISED JANUARY 2002

- 8-Bit Resolution
- $\pm 0.2\%$  Linearity
- Maximum Conversion Rate  
30 MHz Typ  
20 MHz Min
- Analog Output Voltage Range  
 $V_{DD}$  to  $V_{DD} - 1$  V
- TTL Digital Input Voltage
- 5-V Single Power-Supply Operation
- Low Power Consumption . . . 80 mW Typ
- Interchangeable With Fujitsu MB40778

## description

The TLC5602x devices are low-power, ultra-high-speed video, digital-to-analog converters that use the LinEPIC™ 1- $\mu$ m CMOS process. The TLC5602x converts digital signals to analog signals at a sampling rate of dc to 20 MHz. Because of high-speed operation, the TLC5602x devices are suitable for digital video applications such as digital television, video processing with a computer, and radar-signal processing.

The TLC5602C is characterized for operation from 0°C to 70°C. The TLC5602M is characterized over the full military temperature range of -55°C to 125°C.



NC—No internal connection

LinEPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated


# TLC5602C, TLC5602M VIDEO 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS023D – FEBRUARY 1989 – REVISED JANUARY 2002

## AVAILABLE OPTIONS

PACKAGE				
T <sub>A</sub>	WIDE-BODY SMALL OUTLINE (DW)	CERAMIC CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)
0°C to 70°C	TLC5602CDW			TLC5602CN
-55°C to 125°C		TLC5602MFK	TLC5602MJ	

## functional block diagram




## FUNCTION TABLE

STEP	DIGITAL INPUTS								OUTPUT VOLTAGE†
	D7	D6	D5	D4	D3	D2	D1	D0	
0	L	L	L	L	L	L	L	L	3.980 V
1	L	L	L	L	L	L	L	H	3.984 V
127	L	H	H	H	H	H	H	H	4.488 V
128	H	L	L	L	L	L	L	L	4.492 V
129	H	L	L	L	L	L	L	H	4.496 V
254	H	H	H	H	H	H	H	L	4.996 V
255	H	H	H	H	H	H	H	H	5.000 V

† V<sub>DD</sub> = 5 V and V<sub>ref</sub> = 4.02 V

**schematics of equivalent input and output**



† ANLG GND and DGTL GND do not connect internally and should be tied together as close to the device terminals as possible.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, ANLG $V_{DD}$ , DGTL $V_{DD}$ .....	-0.5 V to 7 V
Digital input voltage range, $V_I$ .....	-0.5 V to 7 V
Analog reference voltage range, $V_{ref}$ .....	$V_{DD} - 1.7$ V to $V_{DD} + 0.5$ V
Operating free-air temperature range, $T_A$ : TLC5602C .....	0°C to 70°C
TLC5602M .....	-55°C to 125°C
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds .....	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$	4.75	5	5.25	V
Analog reference voltage, $V_{ref}$	3.8	4	4.2	V
High-level input voltage, $V_{IH}$	2			V
Low-level input voltage, $V_{IL}$			0.8	V
Pulse duration, CLK high or low, $t_w$	25			ns
Setup time, data before CLK↑, $t_{su}$	16.5			ns
Hold time, data after CLK↑, $t_h$	12.5			ns
Phase compensation capacitance, $C_{comp}$ (see Note 1)	1			μF
Load resistance, $R_L$	75			Ω
Operating free-air temperature, $T_A$	TLC5602C	0	70	°C
	TLC5602M	-55	125	

NOTE 1: The phase compensation capacitor should be connected between COMP and ANLG GND.

# TLC5602C, TLC5602M VIDEO 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS023D – FEBRUARY 1989 – REVISED JANUARY 2002

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>‡</sup>	MAX	UNIT	
I <sub>IH</sub>	High-level input current	Digital inputs	V <sub>I</sub> = 5 V			±1	μA	
I <sub>IL</sub>	Low-level input current		V <sub>I</sub> = 0 V			±1	μA	
I <sub>ref</sub>	Input reference current		V <sub>ref</sub> = 4 V			10	μA	
V <sub>FS</sub>	Full-scale analog output voltage		V <sub>DD</sub> = 5 V, V <sub>ref</sub> = 4.02 V	V <sub>DD</sub> - 15	V <sub>DD</sub>	V <sub>DD</sub> + 15	mV	
V <sub>ZS</sub>	Zero-scale analog output voltage		V <sub>DD</sub> = 5 V, V <sub>ref</sub> = 4.02 V, T <sub>A</sub> = full range <sup>§</sup>	TLC5602C	3.919	3.98	4.042	V
				TLC5602M	3.919	3.98	4.042	
				TLC5602M	3.919	3.98	4.062	
r <sub>o</sub>	Output resistance		T <sub>A</sub> = 25°C	TLC5602C	60	80	120	Ω
			T <sub>A</sub> = full range <sup>§</sup>	TLC5602M				
C <sub>i</sub>	Input capacitance		f <sub>clock</sub> = 1 MHz, T <sub>A</sub> = 25°C		15		pF	
I <sub>DD</sub>	Supply current		f <sub>clock</sub> = 20 MHz, V <sub>ref</sub> = V <sub>DD</sub> - 0.95 V		16	25	mA	

<sup>‡</sup> All typical values are at V<sub>DD</sub> = 5 V and T<sub>A</sub> = 25°C.

<sup>§</sup> Full range for the TLC5602C is 0°C to 70°C, and full range for the TLC5602M is -55°C to 125°C.

**operating characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
E <sub>L(adj)</sub>	Linearity error, best-straight-line	T <sub>A</sub> = full range <sup>‡</sup>	TLC5602C			±0.2%	
		T <sub>A</sub> = 25°C	TLC5602M			±0.2%	
		T <sub>A</sub> = full range <sup>‡</sup>				±0.4%	
E <sub>L</sub>	Linearity error, end point				±0.15%		
E <sub>D</sub>	Linearity error, differential				±0.2%		
G <sub>diff</sub>	Differential gain	NTSC 40-IRE modulated ramp,			0.7%		
f <sub>diff</sub>	Differential phase	f <sub>clock</sub> = 14.3 MHz, Z <sub>L</sub> ≥ 75 kΩ			0.4°		
t <sub>pd</sub>	Propagation delay time, CLK to analog output	C <sub>L</sub> = 10 pF			25		ns
t <sub>s</sub>	Settling time to within 1/2 LSB	C <sub>L</sub> = 10 pF			30		ns

<sup>†</sup> All typical values are at V<sub>DD</sub> = 5 V and T<sub>A</sub> = 25°C.

<sup>‡</sup> Full range for the TLC5602C is 0°C to 70°C, and full range for the TLC5602M is -55°C to 125°C.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage Waveforms

# TLC5602C, TLC5602M VIDEO 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS023D – FEBRUARY 1989 – REVISED JANUARY 2002

## TYPICAL CHARACTERISTICS




Figure 2




Figure 3

### ZERO-SCALE OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE




Figure 4

### OUTPUT RESISTANCE vs FREE-AIR TEMPERATURE




Figure 5

NOTE A:  $V_{ref}$  is relative to ANLG GND.  $V_{DD}$  is the voltage between ANLG  $V_{DD}$  and DGTL  $V_{DD}$  tied together and ANLG GND and DGTL GND tied together.



TYPICAL CHARACTERISTICS





Figure 6



NOTE A:  $V_{ref}$  is relative to ANLG GND.  $V_{DD}$  is the voltage between ANLG  $V_{DD}$  and DGTL  $V_{DD}$  tied together and ANLG GND and DGTL GND tied together.

Figure 7

# TLC5602C, TLC5602M

## VIDEO 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS023D – FEBRUARY 1989 – REVISED JANUARY 2002

---

### APPLICATION INFORMATION

The following design recommendations benefit the TLC5602 user:

- Physically separate and shield external analog and digital circuitry as much as possible to reduce system noise.
- Use RF breadboarding or RF printed-circuit-board (PCB) techniques throughout the evaluation and production process.
- Since ANLG GND and DGTL GND are not connected internally, these terminals need to be connected externally. With breadboards, these ground lines should connect to the power-supply ground through separate leads with proper supply bypassing. A good method is to use a separate twisted pair for the analog and digital supply lines to minimize noise pickup.

Use wide ground leads or a ground plane on the PCB layouts to minimize parasitic inductance and resistance. The ground plane is the better choice for noise reduction.

- ANLG  $V_{DD}$  and DGTL  $V_{DD}$  are also separated internally, so they must connect externally. These external PCB leads should also be made as wide as possible. Place a ferrite bead or equivalent inductance in series with ANLG  $V_{DD}$  and the decoupling capacitor as close to the device terminals as possible before the ANLG  $V_{DD}$  and DGTL  $V_{DD}$  leads are connected together on the board.
- Decouple ANLG  $V_{DD}$  to ANLG GND and DGTL  $V_{DD}$  to DGTL GND with a 1- $\mu$ F and 0.01- $\mu$ F capacitor, respectively, as close as possible to the appropriate device terminals. A ceramic chip capacitor is recommended for the 0.01- $\mu$ F capacitor.
- Connect the phase compensation capacitor between COMP and ANLG GND with as short a lead-in as possible.
- The no-connection (NC) terminals on the small-outline package should be connected to ANLG GND.
- Shield ANLG  $V_{DD}$ , ANLG GND, and A OUT from the high-frequency terminals CLK and D7–D0. Place ANLG GND traces on both sides of the A OUT trace on the PCB.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5602CDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC5602C	<a href="#">Samples</a>
TLC5602CDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC5602C	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5602CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5602CDWR	SOIC	DW	20	2000	535.4	167.6	48.3

# DW0020A



# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View TLC5602CDWR on WIN SOURCE](#)

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management