



THE DATASHEET OF STM6513REIEDG6F






STM6513

Dual push-button Smart Reset™ with dual reset outputs and user-selectable setup delay

Features

- Dual Smart Reset push-button inputs with user-selectable extended reset setup delay (by three-state input logic): $t_{SRC} = 2, 6, 10$ s (min.)
- Capacitor-adjustable reset pulse duration (t_{REC1})
- Power-on reset
- Dual reset output (RST1 is active-high, push-pull type, $\overline{RST2}$ is active-low, open-drain)
- Factory-programmable thresholds to monitor V_{CC} in the range of 1.575 to 4.625 V typ.
- Operating voltage 1.0 V (active-low output valid) to 5.5 V
- Low supply current 3 μ A
- Operating temperature: industrial grade -40 °C to $+85$ °C
- TDFN8 package: 2 mm x 2 mm x 0.75 mm
- RoHS compliant



Applications

- Mobile phones, smartphones
- e-books
- MP3 players
- Games
- Portable navigation devices
- Any application that requires delayed reset push-button(s) response for improved system stability.

Contents

| | | |
|-----------|---|-----------|
| 1 | Description | 5 |
| 2 | Device overview | 7 |
| 3 | Pin descriptions | 8 |
| 3.1 | Power supply (V_{CC}) | 8 |
| 3.2 | Ground (V_{SS}) | 8 |
| 3.3 | Smart Reset inputs ($\overline{SR0}$, $\overline{SR1}$) | 8 |
| 3.4 | User-programmable Smart Reset delay (TSR pin) | 8 |
| 3.5 | Reset outputs (RST1, $\overline{RST2}$) | 8 |
| 3.6 | Adjustable output reset timeout period input pin ($TREC_{ADJ}$) | 8 |
| 4 | Block diagram | 10 |
| 5 | Typical operating characteristics | 12 |
| 6 | Maximum rating | 16 |
| 7 | DC and AC parameters | 17 |
| 8 | Package mechanical data | 20 |
| 9 | Package footprint | 22 |
| 10 | Tape and reel information | 23 |
| 11 | Part numbering | 26 |
| 12 | Package marking information | 27 |
| 13 | Revision history | 28 |

List of tables

| | | |
|-----------|--|----|
| Table 1. | Signal names | 7 |
| Table 2. | t_{REC1} programmed by an ideal external capacitor | 9 |
| Table 3. | Absolute maximum ratings | 16 |
| Table 4. | Operating and measurement conditions | 17 |
| Table 5. | DC and AC characteristics | 18 |
| Table 6. | Possible V_{CC} voltage thresholds. | 19 |
| Table 7. | TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm package mechanical data | 21 |
| Table 8. | Parameter for landing pattern - TDFN – 8-lead 2 x 2 mm package | 22 |
| Table 9. | Carrier tape dimensions | 23 |
| Table 10. | Reel dimensions | 24 |
| Table 11. | Ordering information scheme | 26 |
| Table 12. | Package marking | 27 |
| Table 13. | Document revision history | 28 |

List of figures

| | | |
|------------|---|----|
| Figure 1. | Logic diagram | 6 |
| Figure 2. | Pin connections | 6 |
| Figure 3. | Block diagram | 10 |
| Figure 4. | Typical application diagram | 11 |
| Figure 5. | Timing waveforms | 11 |
| Figure 6. | Smart Reset delay t_{SRC} vs. temperature and supply voltage V_{CC} , TSR = V_{SS} | 12 |
| Figure 7. | Output reset timeout period t_{REC2} vs. temperature and supply voltage V_{CC} (t_{REC} option E) | 13 |
| Figure 8. | Supply current I_{CC} vs. temperature and supply voltage V_{CC} | 13 |
| Figure 9. | Reset voltage V_{RST} (falling) vs. temperature (threshold option S, 2.925 V typ.) | 14 |
| Figure 10. | Input leakage current, TSR pin, logic low vs. temperature and supply voltage V_{CC} | 14 |
| Figure 11. | Input leakage current, TSR pin, logic high vs. temperature and supply voltage V_{CC} | 15 |
| Figure 12. | AC testing input/output waveforms | 17 |
| Figure 13. | TDFN - 8-lead, 2 x 2 x 0.75 mm, 0.5 mm pitch. | 20 |
| Figure 14. | Landing pattern - TDFN – 8-lead 2 x 2 mm without thermal pad | 22 |
| Figure 15. | Carrier tape | 23 |
| Figure 16. | Reel dimensions | 24 |
| Figure 17. | Tape trailer/leader. | 25 |
| Figure 18. | Pin 1 orientation | 25 |
| Figure 19. | Package marking area, top view. | 27 |

1 Description

The STM6513 has two separate delayed Smart Reset inputs ($\overline{\text{SR0}}$, $\overline{\text{SR1}}$) which when taken low simultaneously provide three user-selectable delayed Smart Reset setup time (t_{SRC}) options of 2 s, 6 s and 10 s. These are selected through a three-state TSR input pin: when connected to ground, $t_{\text{SRC}} = 2$ s; when left open, $t_{\text{SRC}} = 6$ s; when connected to V_{CC} , $t_{\text{SRC}} = 10$ s (all the times are minimum). There are two reset outputs, both going active simultaneously after both the Smart Reset inputs were held active for the selected t_{SRC} delay time. The first reset output, RST1, is active-high, push-pull; the second reset output, $\overline{\text{RST2}}$, is active-low, open-drain requiring an external pull-up resistor. The duration of the output reset pulses is independently programmable: t_{REC1} is user-programmable (by external capacitor C_{tREC}), t_{REC2} is factory-programmed to 210 ms (typ.), with the option of 360 ms typ. Additionally, the V_{CC} is monitored and if it drops below the selected V_{RST} threshold, both the reset outputs go active and remain so while V_{CC} is below the V_{RST} threshold, plus the defined duration of the reset pulse t_{REC} on each output.

Smart Reset devices

The Smart Reset device family STM65xx provides a useful feature that ensures inadvertent short reset push-button closures do not cause system resets. This is done by implementing extended Smart Reset input delay (t_{SRC}). Once the valid Smart Reset input levels and setup delay are met, the device generates an output reset pulse with user-programmable timeout period (t_{REC}).

The Smart Reset inputs can be also connected to the applications interrupt to allow the control of both the interrupt pin and the hard reset functions. If the push-buttons are closed for a short time, the processor is only interrupted. If the system still does not respond properly, holding the push-buttons for the extended setup time (t_{SRC}) causes hard reset of the processor through the reset outputs. The Smart Reset feature helps significantly increase system stability.

The STM65xx family of Smart Reset devices consists of low current microprocessor reset circuits targeted at applications such as MP3 players, navigation, smartphones or mobile phones; generally any application that requires delayed reset push-button(s) response for improved system stability. The STM65xx devices feature single or dual Smart Reset inputs (SR). The delayed Smart Reset setup time (t_{SRC}) options of 2 s, 6 s and 10 s (all min.) are adjustable by an external capacitor on the SRC pin or selectable by three-state logic. The delayed setup period ignores switch closures shorter than t_{SRC} , thus preventing unwanted resets.

The STM65xx devices have active-low (optionally active-high) open-drain reset ($\overline{\text{RST}}$) output(s) with or without internal pull-up resistor or push-pull as output options, with factory-programmed or capacitor-adjustable or push-buttons defined output reset pulse duration, with or without power-on reset function.

Some devices also have an undervoltage monitoring feature: the reset output is also asserted when the monitored supply voltage V_{CC} drops below the specified threshold. The reset output remains asserted for the reset timeout period (t_{REC}) after the monitored supply voltage goes above the specified threshold.

Figure 1. Logic diagram





Figure 2. Pin connections



2 Device overview

Table 1. Signal names

| Symbol | Input/output | Description |
|--------------------------|--------------|---|
| RST1 | Output | First reset output, active-high, push-pull. |
| $\overline{\text{RST2}}$ | Output | Second reset output, active-low, open-drain. |
| $\overline{\text{SR0}}$ | Input | Primary push-button Smart Reset input. Active-low. |
| $\overline{\text{SR1}}$ | Input | Secondary push-button Smart Reset input. Active-low. |
| TSR | Input | A Three-state Smart Reset input delay setup control. When connected to ground, $t_{\text{SRC}} = 2$ s; when left open, $t_{\text{SRC}} = 6$ s; when connected to V_{CC} , $t_{\text{SRC}} = 10$ s (all times are minimum). TSR is a DC-type input, intended to be either permanently grounded, permanently connected to V_{CC} or permanently left open. If left open, for improved system glitch immunity it is strongly recommended to connect a 0.1 μF decoupling ceramic capacitor between the TSR and V_{SS} pins. |
| TREC _{ADJ} | Input | Input pin for t_{REC1} reset pulse duration adjustment. Connect an external capacitor C_{tREC} to this pin to determine t_{REC1} ; t_{REC2} is factory-programmed. |
| V_{CC} | Supply | Positive supply voltage input. Power supply for the device and an input for the monitored supply voltage. A 0.1 μF decoupling ceramic capacitor is recommended to be connected between V_{CC} and V_{SS} pins. |
| V_{SS} | Supply | Ground |

3 Pin descriptions

3.1 Power supply (V_{CC})

This pin is used to provide the power to the Smart Reset device and to monitor the power supply. A 0.1 μF decoupling ceramic capacitor is recommended to be connected between V_{CC} and V_{SS} pins.

3.2 Ground (V_{SS})

This is the ground for the device and all supplies.

3.3 Smart Reset inputs ($\overline{\text{SR0}}$, $\overline{\text{SR1}}$)

Push-button Smart Reset inputs. Both inputs need to be held active at the same time for at least t_{SRC} to activate the reset outputs. When only one Smart Reset input is used, connect the unused one permanently to V_{SS} .

3.4 User-programmable Smart Reset delay (TSR pin)

Used to allow the user to program the setup time before the push-buttons action is validated by reset output. Controlled by different voltage levels on the TSR pin: when connected to ground, $t_{\text{SRC}} = 2$ s; when left open, $t_{\text{SRC}} = 6$ s; when connected to V_{CC} , $t_{\text{SRC}} = 10$ s (all times are minimum). TSR is a DC-type input, intended to be either permanently grounded, permanently connected to V_{CC} or permanently left open. If left open, for improved system glitch immunity it is strongly recommended to connect a 0.1 μF decoupling ceramic capacitor between the TSR and V_{SS} pins.

3.5 Reset outputs (RST1 , $\overline{\text{RST2}}$)

Reset outputs, RST1 active-high, push-pull type, $\overline{\text{RST2}}$ active-low, open-drain.

3.6 Adjustable output reset timeout period input pin (TREC_{ADJ})


The output reset timeout period (t_{REC1}) on RST1 is adjustable by connecting an external capacitor C_{TREC} to the TREC_{ADJ} pin. Calculated t_{REC} and C_{TREC} examples are given in [Table 2](#). Refer also to [Table 5](#).

Table 2. t_{REC1} programmed by an ideal external capacitor

| C_{iREC} value (μF) | t_{REC1} (ms) ⁽¹⁾⁽²⁾ | | | Closest common C_{iREC} value (μF) |
|------------------------------------|-----------------------------------|------|------|---|
| | Min. | Typ. | Max. | |
| 0.001 | 10 | 15 | 20 | 0.001 |
| 0.002 | 20 | 30 | 40 | 0.0022 |
| 0.01 | 100 | 150 | 200 | 0.01 |
| 0.014 | 140 | 210 | 280 | 0.015 |
| 0.028 | 280 | 420 | 560 | 0.027 |
| 0.056 | 560 | 840 | 1120 | 0.056 |
| 0.112 | 1120 | 1680 | 2240 | 0.12 |


1. At 25 ° C. Example calculations based on an ideal capacitor. During application design and component selection it should be considered that the current flowing into the external t_{REC} programming capacitor (C_{iREC}) is on the order of 100 nA, therefore a low-leakage capacitor (ceramic or film capacitor) should be used and placed as close as possible to the $TREC_{ADJ}$ pin. Also an adequate low-leakage PCB environment should be ensured to prevent t_{REC} accuracy from being affected. A recommended minimum value of C_{iREC} is 0.001 μF .
2. In case of repeated activations of the internal t_{REC} timer, an interval of 10 ms min. is needed between t_{REC} intervals to fully discharge C_{iREC} , so that the next t_{REC1} is as specified.

4 Block diagram

Figure 3. Block diagram


STM6513 hookup with RST1 and $\overline{\text{RST2}}$, bridging the PS_hold reset pulse during the microprocessor reset initiated by the STM6513 Smart Reset device:

Figure 4. Typical application diagram



AM00375a

Figure 5. Timing waveforms



AM00376V2

5 Typical operating characteristics

Figure 6. Smart Reset delay t_{SRC} vs. temperature and supply voltage V_{CC} , $TSR = V_{SS}$




Figure 7. Output reset timeout period t_{REC2} vs. temperature and supply voltage V_{CC} (t_{REC} option E)




Figure 8. Supply current I_{CC} vs. temperature and supply voltage V_{CC}




Figure 9. Reset voltage V_{RST} (falling) vs. temperature (threshold option S, 2.925 V typ.)




Figure 10. Input leakage current, TSR pin, logic low vs. temperature and supply voltage V_{CC}





Figure 11. Input leakage current, TSR pin, logic high vs. temperature and supply voltage V_{CC}



6 Maximum rating

Stressing the device above the rating listed in the [Table 3: Absolute maximum ratings](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

| Symbol | Parameter | | Value | Unit |
|-----------------|--|-------|----------------------------|------|
| T_{STG} | Storage temperature (V_{CC} off) | | -55 to +150 | °C |
| $T_{SLD}^{(1)}$ | Lead solder temperature for 10 seconds | | 260 | °C |
| θ_{JA} | Thermal resistance (junction to ambient) | TDFN8 | 149.0 | °C/W |
| V_{IO} | Input or output voltage | | -0.3 to 5.5 ⁽²⁾ | V |
| V_{CC} | Supply voltage | | -0.3 to 7 | V |

1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 s.
2. For RST1 -0.3 to V_{CC} +0.3 V only.

7 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the [Table 5: DC and AC characteristics](#) that follow, are derived from tests performed under the Measurement Conditions summarized in [Table 4.: Operating and measurement conditions](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 4. Operating and measurement conditions

| Parameter | Value | Unit |
|---|----------------------------|------|
| V _{CC} supply voltage | 1.0 to 5.5 | V |
| Ambient operating temperature (T _A) | -40 to +85 | °C |
| Input rise and fall times | ≤ 5 | ns |
| Input pulse voltages | 0.2 to 0.8 V _{CC} | V |
| Input and output timing ref. voltages | 0.3 to 0.7 V _{CC} | V |

Figure 12. AC testing input/output waveforms




Table 5. DC and AC characteristics

| Symbol | Parameter | Test conditions ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units |
|-------------------|---|---|---------------------------------|---------------------------------|---------------------------------|-------|
| V _{CC} | Supply voltage range | Reset output valid - active-low | 1.0 | | 5.5 | V |
| | | Reset output valid - active-high | 1.2 | | 5.5 | V |
| I _{CC} | Supply current (V _{CC}) | V _{CC} = 3.0 V, TSR left open ⁽³⁾ | | 3 | 5 | μA |
| | | V _{CC} = 5.0 V, TSR left open | | 4 | 6 | μA |
| V _{OL} | Reset output voltage low | V _{CC} ≥ 4.5 V, sinking 3.2 mA | | | 0.3 | V |
| | | V _{CC} ≥ 3.3 V, sinking 2.5 mA | | | 0.3 | V |
| | | V _{CC} ≥ 1.0 V, sinking 0.1 mA | | | 0.3 | V |
| V _{OH} | Reset output voltage high, RST1 | V _{CC} ≥ 4.5 V, I _{SOURCE} = 0.8 mA | 0.8 V _{CC} | | | V |
| | | V _{CC} ≥ 2.7 V, I _{SOURCE} = 0.5 mA | 0.8 V _{CC} | | | V |
| | | V _{CC} ≥ 1.2 V, I _{SOURCE} = 0.05 mA | 0.8 V _{CC} | | | V |
| V _{RST} | Fixed voltage trip point for V _{CC} monitoring (refer to Table 6) | -40 to +85 °C | V _{RST} -2.5% | V _{RST} | V _{RST} +2.5% | V |
| | | 25 °C | V _{RST} -2.0% | V _{RST} | V _{RST} +2.0% | V |
| V _{HYST} | Hysteresis of V _{RST} | L, M | | 0.5% | | |
| | | T, S, R, Z, Y, W, V | | 1% | | |
| | V _{CC} to reset delay ⁽⁴⁾ | V _{CC} falling from (V _{RST} + 100 mV) to (V _{RST} - 100 mV) at 10 mV/μs | | 20 | | μs |
| t _{REC2} | Output reset timeout period on $\overline{\text{RST2}}$, factory-programmed | Option E | 140 | 210 | 280 | ms |
| | | Option F | 240 | 360 | 480 | ms |
| t _{REC1} | User-adjustable output reset timeout period on RST1 Refer to Table 2 . | | 10 000 x C _{tREC} (μF) | 15 000 x C _{tREC} (μF) | 20 000 x C _{tREC} (μF) | ms |

Table 5. DC and AC characteristics (continued)

| Symbol | Parameter | Test conditions ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units |
|--|---|--|-----------------------|---------------------|---------------------|---------------|
| Smart Reset inputs ($\overline{\text{SRx}}$) | | | | | | |
| t_{SRC} | Smart Reset delay | TSR = V_{SS} | 2 | 2.5 | 3 | s |
| | | TSR = floating | 6 | 7.5 | 9 | s |
| | | TSR = V_{CC} | 10 | 12.5 | 15 | s |
| V_{IL} | $\overline{\text{SR0}}$, $\overline{\text{SR1}}$ input voltage low | | $V_{\text{SS}} - 0.3$ | | $0.3 V_{\text{CC}}$ | V |
| V_{IH} | $\overline{\text{SR0}}$, $\overline{\text{SR1}}$ input voltage high | | $0.7 V_{\text{CC}}$ | | 5.5 | V |
| | Input glitch immunity ⁽⁵⁾ | Corresponds to the actual t_{SRC} | | t_{SRC} | | s |
| $I_{\text{LI(SR)}}$ | Input leakage current ($\overline{\text{SR0}}$, $\overline{\text{SR1}}$ pins) | | -1 | | 1 | μA |
| $I_{\text{LI(TSR)}}$ | Input leakage current (TSR pin) | | -5 | | 7 | μA |

- Valid for ambient operating temperature: $T_{\text{A}} = -40$ to $+85$ °C; $V_{\text{CC}} = 1.0$ V to 5.5 V (except where noted).
- Typical value is at 25 °C and $V_{\text{CC}} = 3.3$ V unless otherwise noted.
- For devices with $V_{\text{RST}} < 3.0$ V.
- Guaranteed by design.
- Input glitch immunity is equal to t_{SRC} (when both SR inputs are low), otherwise infinite.

Table 6. Possible V_{CC} voltage thresholds

| V_{CC} monitoring threshold V_{RST} | Typ. | $\pm 2.5\%$ (-40 °C to $+85$ °C) | | $\pm 2.0\%$ (25 °C) | | Unit |
|---|-------|-------------------------------------|-------|---------------------|-------|------|
| | | Min. | Max. | Min. | Max. | |
| L (falling) | 4.625 | 4.509 | 4.741 | 4.533 | 4.718 | V |
| M (falling) | 4.375 | 4.266 | 4.484 | 4.288 | 4.463 | V |
| T (falling) | 3.075 | 2.998 | 3.152 | 3.014 | 3.137 | V |
| S (falling) | 2.925 | 2.852 | 2.998 | 2.867 | 2.984 | V |
| R (falling) | 2.625 | 2.559 | 2.691 | 2.573 | 2.678 | V |
| Z (falling) | 2.313 | 2.255 | 2.371 | 2.267 | 2.359 | V |
| Y (falling) | 2.188 | 2.133 | 2.243 | 2.144 | 2.232 | V |
| W (falling) | 1.665 | 1.623 | 1.707 | 1.632 | 1.698 | V |
| V (falling) | 1.575 | 1.536 | 1.614 | 1.544 | 1.607 | V |

8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Figure 13. TDFN - 8-lead, 2 x 2 x 0.75 mm, 0.5 mm pitch




Table 7. TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm package mechanical data

| Symbol | Dimension (mm) | | | Dimension (inches) | | |
|----------|----------------|------|------|--------------------|-------|-------|
| | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A | 0.70 | 0.75 | 0.80 | 0.028 | 0.030 | 0.031 |
| A1 | 0.00 | 0.02 | 0.05 | 0.000 | 0.001 | 0.002 |
| b | 0.15 | 0.20 | 0.25 | 0.006 | 0.008 | 0.010 |
| D BSC | 1.9 | 2.00 | 2.1 | 0.075 | 0.079 | 0.083 |
| E BSC | 1.9 | 2.00 | 2.1 | 0.075 | 0.079 | 0.083 |
| e | | 0.50 | | | 0.020 | |
| L | 0.45 | 0.55 | 0.65 | 0.018 | 0.022 | 0.026 |

9 Package footprint

Figure 14. Landing pattern - TDFN – 8-lead 2 x 2 mm without thermal pad




Table 8. Parameter for landing pattern - TDFN – 8-lead 2 x 2 mm package

| Parameter | Description | Dimension (mm) | | |
|-----------|-------------------------------|----------------|------|------|
| | | Min. | Nom. | Max. |
| L | Contact length | 1.05 | — | 1.15 |
| b | Contact width | 0.25 | — | 0.30 |
| E | Max. land pattern Y-direction | — | 2.85 | — |
| E1 | Contact gap spacing | — | 0.65 | — |
| D | Max. land pattern X-direction | — | 1.75 | — |
| P | Contact pitch | — | 0.5 | — |

10 Tape and reel information

Figure 15. Carrier tape





Table 9. Carrier tape dimensions

| Package | W | D | E | P ₀ | P ₂ | F | A ₀ | B ₀ | K ₀ | P ₁ | T | Unit | Bulk qty. |
|---------|------------------------|-------------------------|---------------|----------------|----------------|---------------|----------------|----------------|----------------|----------------|----------------|------|-----------|
| TDFN8 | 8.00 +0.30 -0.10 | 1.50 +0.10/ -0.00 | 1.75 ±0.10 | 4.00 ±0.10 | 2.00 ±0.10 | 3.50 ±0.05 | 2.30 ±0.05 | 2.30 ±0.05 | 1.00 ±0.05 | 4.00 ±0.10 | 0.250 ±0.05 | mm | 3000 |

Figure 16. Reel dimensions



AM00443

Table 10. Reel dimensions

| Tape sizes | A max. | B min. | C | D min. | N min. | G | T max. |
|------------|----------------|--------|---------------|--------|--------|-----------|--------|
| 8 mm | 180 (7 inches) | 1.50 | 13.0 +/- 0.20 | 20.20 | 60 | 8.4 +2/-0 | 14.40 |

Figure 17. Tape trailer/leader





Figure 18. Pin 1 orientation



- Note: 1 Drawings are not to scale.
 2 All dimensions are in mm, unless otherwise noted.

11 Part numbering

Table 11. Ordering information scheme

Example:

STM6513 V E I E DG 6 F

Device type

STM6513

Reset (V_{CC} monitoring threshold) voltage V_{RST}

L = 4.625 V (typ., falling)

M = 4.375 V

T = 3.075 V

S = 2.925 V

R = 2.625 V

Z = 2.313 V

Y = 2.188 V

W = 1.665 V

V = 1.575 V

**Smart Reset setup delay (t_{SRC});
presence of internal input pull-up on all Smart Reset inputs ($\overline{SR0}$, $\overline{SR1}$)**

E = 2 or 6 or 10 s min., user-programmed (three-state); no input pull-up

Outputs type

I = RST1 active-high, push-pull, $\overline{RST2}$ active-low, open-drain, no pull-up

Reset timeout period (t_{REC})

E = t_{REC1} user-programmable (external capacitor), t_{REC2} factory-programmed (210 ms typ.)

F = t_{REC1} user-programmable (external capacitor), t_{REC2} factory-programmed (360 ms typ.)

Package

DG = TDFN8 - 2 x 2 x 0.75 mm, 0.5 mm pitch

Temperature range

6 = -40 °C to +85 °C

Shipping method

F = ECOPACK® package, tape and reel

For other options, voltage threshold values etc. or for more information on any aspect of this device, please contact the ST sales office nearest you.


12 Package marking information

Table 12. Package marking

| Full part number | t _{SR} delay control | Smart Reset inputs type | V _{RST} | RST1 output type | t _{REC1} programming | RST2 output type | t _{REC2} option | Topmark |
|------------------|-------------------------------|-------------------------|------------------|------------------|-------------------------------|------------------|--------------------------|---------|
| STM6513VEIEDG6F | TSR | AL, NPU | V | AH, PP | C _{tREC} | AL, OD, NPU | E | 9AH |
| STM6513SEIEDG6F | TSR | AL, NPU | S | AH, PP | C _{tREC} | AL, OD, NPU | E | 9SH |
| STM6513REIEDG6F | TSR | AL, NPU | R | AH, PP | C _{tREC} | AL, OD, NPU | E | 9RH |

Note: AL = active-low, AH = active-high; PP = push-pull, OD = open-drain, PU = internal pull-up resistor, NPU = no internal pull-up resistor.

Figure 19. Package marking area, top view



13 Revision history

Table 13. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 22-Oct-2009 | 1 | Initial release. |
| 21-Jun-2010 | 2 | Updated title, <i>Features, Applications</i> , replaced “smart reset” by “Smart Reset™” and “Smart Reset”, updated <i>Section 1, Table 1, Section 3, Table 2, Figure 3, Figure 5, Figure 6, Table 3, Table 5 to Table 8, Table 11 and Table 12.</i> |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved



STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America



www.st.com

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View STM6513REIEDG6F on WIN SOURCE](#)
-  [STMicroelectronics Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management