


QD48T018033

Quarter-Brick DC-DC Converter



The **QD48T018033** dual output through-hole mounted DC-DC converter offers unprecedented performance in a quarter brick package by providing two independently regulated high current outputs. This is accomplished by the use of patent pending circuit and packaging techniques to achieve ultra-high efficiency, excellent thermal performance and a very low body profile.

In telecommunications applications the **QD48** converters provide up to 15 A per channel simultaneously – 30 A total – with thermal performance far exceeding existing dual quarter bricks and comparable to dual half-bricks. Low body profile and the preclusion of heat sinks minimize airflow shadowing, thus enhancing cooling for downstream devices. The use of 100% surface-mount technologies for assembly, coupled with Power Bel Solutions advanced electric and thermal circuitry and packaging, results in a product with extremely high quality and reliability.

Key Features & Benefits

- Delivers up to 15 A simultaneously on 1.8 VDC and 3.3 VDC outputs
- Can replace two single output quarter-bricks
- Minimal cross-channel interference
- High efficiency: 87% @ 2x15 A, 87.5% @ 2x7.5 A
- Start-up into pre-biased output
- No minimum load required
- No heat sink required
- Low profile: 0.28" [7.2 mm]
- Low weight: 1 oz [28 g] typical
- Industry-standard footprint: 1.45" x 2.30"
- Industry-standard pinout
- Meets Basic Insulation Requirements of EN60950
- Withstands 100 V input transient for 100ms
- On-board LC input filter
- Fixed-frequency operation
- Fully protected
- Output voltage trim range: $\pm 10\%$ for both outputs
- Trim resistor via industry-standard equations
- High reliability: MTBF 2.6 million hours, calculated per Telcordia TR-332, Method I Case 1
- Positive or negative logic ON/OFF option
- Approved to the latest edition and amendment of ITE Safety standards, UL/CSA 60950-1 and IEC60950-1
- Meets conducted emissions requirements of FCC Class B and EN55022 Class B with external filter
- All materials meet UL94, V-0 flammability rating



bel POWER
SOLUTIONS &
PROTECTION

a bel group

belpowersolutions.com

1. ELECTRICAL SPECIFICATIONS

Conditions: $T_A = 25^\circ\text{C}$, Airflow = 300 LFM (1.5 m/s), $V_{in} = 48\text{ VDC}$, unless otherwise specified.

PARAMETER	CONDITIONS / DESCRIPTION	MIN	TYP	MAX	UNITS
Absolute Maximum Ratings					
Input Voltage	Continuous	0		80	VDC
Operating Ambient Temperature		-40		85	$^\circ\text{C}$
Storage Temperature		-55		125	$^\circ\text{C}$
Input Characteristics					
Operating Input Voltage Range		36	48	75	VDC
Input Under Voltage Lockout	Non-latching				
Turn-on Threshold		33	34	35	VDC
Turn-off Threshold		31	32	33	VDC
Input Transient Withstand (Susceptibility)	100 ms			100	VDC
Output Characteristics					
External Load Capacitance					
1.8 V	Plus full load (resistive)			10,000	μF
3.3 V	Plus full load (resistive)			10,000	μF
Output Current Range					
1.8 V	At nominal output voltage 1.8 V	0		15	ADC
3.3 V	At nominal output voltage 3.3 V	0		15	ADC
Current Limit Inception					
1.8 V	Non-latching	17	18.5	20	ADC
3.3 V	Non-latching	17	18.5	20	ADC
Peak Short-Circuit Current					
1.8 V	Non-latching, Short=10m Ω .		20	30	A
3.3 V	Non-latching, Short=10m Ω .		20	30	A
RMS Short-Circuit Current					
1.8 V	Non-latching			4	Arms
3.3 V	Non-latching			4	Arms
Isolation Characteristics					
I/O Isolation		2000			VDC
Isolation Capacitance			1.3		ρF
Isolation Resistance		10			M Ω
Feature Characteristics					
Switching Frequency			435		kHz
Output Voltage Trim Range ¹					
1.8 V	See section: Output Voltage Adjust/TRIM	-10		+10	%
3.3 V	Simultaneous with 1.8 V output	-10		+10	%
Output Over-Voltage Protection					
1.8 V	Non-latching	2.1	2.25	2.34	V
3.3 V	Non-latching	3.85	4.125	4.25	V
Over-Temperature Shutdown (PCB)	Non-latching		120		$^\circ\text{C}$
Auto-Restart Period	Applies to all protection features		100		ms
Turn-On Time	3.3 V 1.8 V tracks 3.3 V		3		ms
ON/OFF Control (Positive Logic)					
Converter Off		-20		0.8	VDC
Converter On		2.4		20	VDC
ON/OFF Control (Negative Logic)					
Converter Off		2.4		20	VDC
Converter On		-20		0.8	VDC

Input Characteristics					
Maximum Input Current	1.8 VDC @ 15 ADC, 3.3 VDC @ 15 ADC, Vin = 36 V		2.5		ADC
Input Stand-by Current	Vin = 48 V, converter disabled		2.6		mAdc
Input No Load Current (0 load on the output)	Vin = 48 V, converter enabled		58		mAdc
Input Reflected-Ripple Current	See Figure 36 - 25MHz bandwidth		6		mAPK-PK
Input Voltage Ripple Rejection	120Hz		TBD		dB
Output Characteristics					
Output Voltage Set Point (no load)					
1.8 V	-40°C to 85°C	1.782	1.800	1.818	VDC
3.3 V	-40°C to 85°C	3.267	3.300	3.333	VDC
Output Regulation					
Over Line					
1.8 V			±2		mV
3.3 V			±2		mV
Over Load ²					
1.8 V			-10		mV
3.3 V			-10		mV
Cross Regulation ³					
1.8 V	For Iout2 (3.3 V) change from 0 to 15 A		-5		mV
3.3 V	For Iout1 (1.8 V) change from 0 to 15 A		-5		mV
Output Voltage Range					
1.8 V	Over line, load and cross regulation	1.764		1.836	VDC
3.3 V	Over line, load and cross regulation	3.234		3.366	VDC
Output Ripple and Noise - 25MHz bandwidth					
1.8 V	Full load + 1 µF ceramic		20	30	mVPK-PK
3.3 V	Full load + 1 µF ceramic		25	40	mVPK-PK
Dynamic Response					
Load Change: 50% to 75% to 50%	di/dt = 0.1 A/µS	ΔIout = 25% of IoutMax			
1.8 V		Co = 10 µF tant. + 1 µF ceramic (Fig.23)	40		mV
3.3 V		Co = 10 µF tant. + 1 µF ceramic (Fig.24)	40		mV
Setting Time to 1%					
1.8 V			100		µs
3.3 V			100		µs
	di/dt = 5 A/µS				
1.8 V		Co = 300 µF tant. + 1 µF ceramic (Fig.25)	90		mV
3.3 V		Co = 300 µF tant. + 1 µF ceramic (Fig.26)	90		mV
Setting Time to 1%					
1.8 V			60		µs
3.3 V			60		µs
Efficiency					
1.8V 100% Load, 3.3V 100% Load			87		%
1.8V 50% Load, 3.3V 50% Load			87.5		%

- ¹⁾ Vout1 and Vout2 can be simultaneously increased or decreased up to 10% via the Trim function. When trimming up, in order not to exceed the converter's maximum allowable output power capability equal to the product of the nominal output voltage and the allowable output current for the given conditions, the designer must, if necessary, decrease the maximum current (originally obtained from the derating curves) by the same percentage to ensure the converter's actual output power remains at or below the maximum allowable output power.
- ²⁾ Load regulation is affected with resistance of the output pins (approximately 0.3 mΩ) since there is no remote sense.
- ³⁾ Cross regulation is affected with resistance of the RETURN pin (approximately 0.3 mΩ) since there is no remote sense.

2. OPERATIONS

2.1 INPUT AND OUTPUT IMPEDANCE

These power converters have been designed to be stable with no external capacitors when used in low inductance input and output circuits.

However, in many applications, the inductance associated with the distribution from the power source to the input of the converter can affect the stability of the converter. The addition of a 33 μF electrolytic capacitor with an ESR $< 1 \Omega$ across the input helps ensure stability of the converter. In many applications, the user has to use decoupling capacitance at the load. The converter will exhibit stable operation with external load capacitance up to 10,000 μF on both outputs.

2.2 ON/OFF (Pin 2)

The ON/OFF pin is used to turn the power converter on or off remotely via a system signal. There are two remote control options available, positive logic and negative logic and both are referenced to $V_{in(-)}$. Typical connections are shown in Fig. 1.




Figure 1. Circuit configuration for ON/OFF function.

The positive logic version turns on when the ON/OFF pin is at logic high and turns off when at logic low. The converter is on when the ON/OFF pin is left open.

The negative logic version turns on when the pin is at logic low and turns off when the pin is at logic high. The ON/OFF pin can be hard wired directly to $V_{in(-)}$ to enable automatic power up of the converter without the need of an external control signal.

ON/OFF pin is internally pulled-up to 5 V through a resistor. A mechanical switch, open collector transistor, or FET can be used to drive the input of the ON/OFF pin. The device must be capable of sinking up to 0.2 mA at a low level voltage of $\leq 0.8 \text{ V}$. An external voltage source of $\pm 20 \text{ V}$ max. may be connected directly to the ON/OFF input, in which case it should be capable of sourcing or sinking up to 1 mA depending on the signal polarity. See the Start-up Information section for system timing waveforms associated with use of the ON/OFF pin.

2.3 OUTPUT VOLTAGE ADJUST/TRIM (PIN 6)

The converter's output voltages can be adjusted simultaneously up 10% or down 10% relative to the rated output voltages by the addition of an externally connected resistor. For output voltage 3.3 V, trim up to 10% is guaranteed only at $V_{in} \geq 40 \text{ V}$, and it is marginal (8% to 10%) at $V_{in} = 36 \text{ V}$.

The TRIM pin should be left open if trimming is not being used. To minimize noise pickup, a 0.1 μF capacitor is connected internally between the TRIM and RETURN pins.




Figure 2. Configuration for increasing output voltage.

To increase the output voltage (refer to Fig. 2), a trim resistor, R_{T-INCR} , should be connected between the TRIM (Pin 6) and RETURN (Pin 5), with a value from the table below.




Figure 3. Configuration for decreasing output voltage.

To decrease the output voltage, a trim resistor R_{T-DECR} , (Fig. 3) should be connected between the TRIM (Pin 6) and Vout2(+) pin (Pin 7), with a value from the table below, where: Δ = percentage of increase or decrease Vout(NOM).

Note 1:
Both outputs are trimmed up or down simultaneously.

TRIM RESISTOR (VOUT INCREASE)	
Δ [%]	R_{T-INCR} [k Ω]
1	54.9
2	24.9
3	14.3
4	9.31
5	6.34
6	4.32
7	2.80
8	1.69
9	0.825
10	0

TRIM RESISTOR (VOUT DECREASE)	
Δ [%]	R_{T-DECR} [k Ω]
-1	68.1
-2	30.1
-3	17.8
-4	11.5
-5	7.68
-6	5.36
-7	3.48
-8	2.10
-9	1.05
-10	0

Note 2: The above trim resistor values match those typically used in industry-standard dual quarter bricks.

3. PROTECTION FEATURES

3.1 INPUT UNDERVOLTAGE LOCKOUT

Input under-voltage lockout is standard with this converter. The converter will shut down when the input voltage drops below a pre-determined voltage.

The input voltage must be at least 35 V for the converter to turn on. Once the converter has been turned on, it will shut off when the input voltage drops below 31 V. This feature is beneficial in preventing deep discharging of batteries used in telecom applications.

3.2 OUTPUT OVERCURRENT PROTECTION (OCP)

The converter is protected against overcurrent or short circuit conditions on both outputs. Upon sensing an over-current condition, the converter will switch to constant current operation and thereby begin to reduce output voltages. If, due to current limit, the output voltage Vout2 (3.3 V) drops below Vout1 (1.8 V), Vout1 will follow Vout2 with not more than 0.6V difference. Drop on Vout1 output due to current limit will not affect voltage on Vout2. For further load increase, if either Vout1 or Vout2 drops below 1 Vdc, the converter will shut down (Figs. 29 and 30).

Once the converter has shut down, it will attempt to restart nominally every 100 ms with a 2% duty cycle (Figs. 31 and 32). The attempted restart will continue indefinitely until the overload or short circuit conditions are removed or the output voltage rises above 1 VDC.

3.3 OUTPUT OVERVOLTAGE PROTECTION (OVP)

The converter will shut down if the output voltage across either Vout1(+) (Pin 4) or Vout2(+) (Pin 7) and RETURN (Pin 5) exceeds the threshold of the OVP circuitry. The OVP protection is separate for Vout1 and Vout2 with their own reference independent of the output voltage regulation loops. Once the converter has shut down, it will attempt to restart every 100 ms until the OVP condition is removed.

3.4 OVERTEMPERATURE PROTECTION (OTP)

The converter will shut down under an over temperature condition to protect itself from overheating caused by operation outside the thermal derating curves, or operation in abnormal conditions such as system fan failure. After the converter has cooled to a safe operating temperature, it will automatically restart.

3.5 SAFETY REQUIREMENTS

The converters meet North American and International safety regulatory requirements per UL60950 and EN60950. Basic Insulation is provided between input and output.

To comply with safety agencies requirements, an input line fuse must be used external to the converter. A 4-A fuse is recommended for use with this product.

3.6 ELECTROMAGNETIC COMPATIBILITY (EMC)

EMC requirements must be met at the end-product system level, as no specific standards dedicated to EMC characteristics of board mounted component dc-dc converters exist. However, Power Bel Solutions tests its converters to several system level standards, primary of which is the more stringent EN55022, Information technology equipment - Radio disturbance characteristics - Limits and methods of measurement.

With the addition of a simple external filter (see application notes), all versions of the QD48T converters pass the requirements of Class B conducted emissions per EN55022 and FCC, and meet at a minimum, Class A radiated emissions per EN 55022 and Class B per FCC Title 47CFR, Part 15-J. Please contact Power Bel Solutions Applications Engineering for details of this testing.

3.7 INPUT TRANSIENT WITHSTAND

This family of converters withstands 100V input transient for 100ms.

3.8 STARTUP INFORMATION (USING NEGATIVE ON/OFF)

Scenario #1: Initial Startup From Bulk Supply
 ON/OFF function enabled, converter started via application of V_{IN} . See Figure 4.

Time	Comments
t_0	ON/OFF pin is ON; system front-end power is toggled on, V_{IN} to converter begins to rise.
t_1	V_{IN} crosses Under-Voltage Lockout protection circuit threshold; converter enabled.
t_2	Converter begins to respond to turn-on command (converter turn-on delay).
t_3	Output voltage V_{OUT1} reaches 100% of nominal value
t_4	Output voltage V_{OUT2} reaches 100% of nominal value.

For this example, the total converter startup time ($t_4 - t_1$) is typically 3 ms.




Figure 4. Startup scenario #1.

Scenario #2: Initial Startup Using ON/OFF Pin
 With V_{IN} previously powered, converter started via ON/OFF pin. See Figure 5.

Time	Comments
t_0	V_{INPUT} at nominal value.
t_1	Arbitrary time when ON/OFF pin is enabled (converter enabled).
t_2	End of converter turn-on delay.
t_3	Output voltage V_{OUT1} reaches 100% of nominal value.
t_4	Output voltage V_{OUT2} reaches 100% of nominal value.

For this example, the total converter startup time ($t_4 - t_1$) is typically 3 ms.




Figure 5. Startup scenario #2.

Scenario #3: Turn-off and Restart Using ON/OFF Pin
 With V_{IN} previously powered, converter is disabled and then enabled via ON/OFF pin. See Figure 6.

Time	Comments
t_0	V_{IN} and V_{OUT} are at nominal values; ON/OFF pin ON.
t_1	ON/OFF pin arbitrarily disabled; converter output falls to zero; turn-on inhibit delay period (100 ms typical) is initiated, and ON/OFF pin action is internally inhibited.
t_2	ON/OFF pin is externally re-enabled. If $(t_2 - t_1) \leq 100$ ms, external action of ON/OFF pin is locked out by startup inhibit timer. If $(t_2 - t_1) > 100$ ms, ON/OFF pin action is internally enabled.
t_3	Turn-on inhibit delay period ends. If ON/OFF pin is ON, converter begins turn-on; if off, converter awaits ON/OFF pin ON signal; see Figure 5.
t_4	End of converter turn-on delay.
t_5	Output voltage V_{OUT1} reaches 100% of nominal value.
t_6	Output voltage V_{OUT2} reaches 100% of nominal value.

For the condition, $(t_2 - t_1) \leq 100$ ms, the total converter startup time ($t_6 - t_2$) is typically 103 ms. For $(t_2 - t_1) > 100$ ms, startup will be typically 3 ms after release of ON/OFF pin.




Figure 6. Startup scenario #3.

4. CHARACTERIZATION

4.1 GENERAL INFORMATION

The converter has been characterized for many operational aspects, to include thermal derating (maximum load current as a function of ambient temperature and airflow) for vertical and horizontal mounting, efficiency, start-up and shutdown parameters, output ripple and noise, transient response to load step-change, overload and short circuit. The following pages contain specific plots or waveforms associated with the converter. Additional comments for specific data are provided below.

4.2 TEST CONDITIONS

All data presented were taken with the converter soldered to a test board, specifically a 0.060" thick printed wiring board (PWB) with four layers. The top and bottom layers were not metalized. The two inner layers, comprising two-ounce copper, were used to provide traces for connectivity to the converter.

The lack of metalization on the outer layers as well as the limited thermal connection ensured that heat transfer from the converter to the PWB was minimized. This provides a worst-case but consistent scenario for thermal derating purposes.

All measurements requiring airflow were made in Power Bel Solutions vertical and horizontal wind tunnel facilities using infrared (IR) thermography and thermocouples for thermometry.

Ensuring that the components on the converter do not exceed their ratings is important to maintaining high reliability. If one anticipates operating the converter at or close to the maximum loads specified in the derating curves, it is prudent to check actual operating temperatures in the application. Thermographic imaging is preferable; if this capability is not available, then thermocouples may be used. Power Bel Solutions recommends the use of AWG #40 gauge thermocouples to ensure measurement accuracy. Careful routing of the thermocouple leads will further minimize measurement error. Refer to Figure 37 for optimum measuring thermocouple location.

4.3 THERMAL DERATING

Available output power and load current vs. ambient temperature and airflow rates are given in Figs. 7-14. Ambient temperature was varied between 25°C and 85°C, with airflow rates from 30 to 500 LFM (0.15 to 2.5 m/s), and vertical and horizontal converter mounting.

For each set of conditions, the maximum load current was defined as the lowest of:

- (i) The output current at which either any FET junction temperature did not exceed a maximum specified temperature (120°C) as indicated by the thermographic image, or
- (ii) The nominal rating of the converter (15 A on either output)

During normal operation, derating curves with maximum FET temperature less than or equal to 120°C should not be exceeded. Temperature on the PCB at the thermocouple location shown in Fig. 37 should not exceed 118°C in order to operate inside the derating curves.

4.4 EFFICIENCY

Efficiency vs. load current plots are shown in Figs. 15-20 for ambient temperature of 25°C, airflow rate of 300 LFM (1.5 m/s), both vertical and horizontal orientations, and input voltages of 36 V, 48 V and 72 V, for different combinations of the loads on outputs Vout1 and Vout2.

4.5 START-UP

Output voltage waveforms during the turn-on transient using the ON/OFF pin, are shown without and with full rated load currents (resistive load) in Figs. 21 and 22, respectively.

4.6 RIPPLE AND NOISE

Figure 33 shows the output voltage ripple waveform, measured at full rated load current on both outputs with a 1 μF ceramic capacitor across both outputs. Note that all output voltage waveforms are measured across a 1 μF ceramic capacitor. The input reflected ripple current waveforms are obtained using the test setup shown in Fig. 34. The corresponding waveforms are shown in Figs. 35 and 36.




Figure 7. Available output power for balanced load current (Iout1 = Iout2) vs. ambient air temperature and airflow rates for converter mounted vertically with Vin = 48 V, air flowing from pin 3 to pin 1 and maximum FET temperature ≤ 120 °C.




Figure 8. Available output power for balanced load current (Iout1 = Iout2) vs. ambient air temperature and airflow rates for converter mounted horizontally with Vin = 48 V, air flowing from pin 3 to pin 4 and maximum FET temperature ≤ 120 °C.




Figure 9. Available balanced load current (Iout1 = Iout2) vs. ambient air temperature and airflow rates for converter mounted vertically with Vin = 48 V, air flowing from pin 3 to pin 1 and maximum FET temperature ≤ 120 °C.




Figure 10. Available balanced load current (Iout1 = Iout2) vs. ambient air temperature and airflow rates for converter mounted horizontally with Vin = 48 V, air flowing from pin 3 to pin 4 and maximum FET temperature ≤ 120 °C.




Figure 11. Available output power for balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48\text{ V}$, air flowing from pin 3 to pin 4 and maximum FET temperature $\leq 120\text{ }^{\circ}\text{C}$.




Figure 12. Available output power for balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48\text{ V}$, air flowing from pin 4 to pin 3 and maximum FET temperature $\leq 120\text{ }^{\circ}\text{C}$.




Figure 13. Available balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48\text{ V}$, air flowing from pin 3 to pin 4 and maximum FET temperature $\leq 120\text{ }^{\circ}\text{C}$.




Figure 14. Available balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48\text{ V}$, air flowing from pin 4 to pin 3 and maximum FET temperature $\leq 120\text{ }^{\circ}\text{C}$.




Figure 15. Efficiency vs. load current I_{out1} and input voltage for converter mounted vertically with air flowing from pin 3 to pin 1 at a rate of 300 LFM (1.5 m/s), for $I_{out2} = 7.5\text{ A}$ and $T_a = 25\text{ }^{\circ}\text{C}$.




Figure 16. Efficiency vs. load current I_{out1} and input voltage for converter mounted horizontally with air flowing from pin 3 to pin 4 at a rate of 300 LFM (1.5 m/s), for $I_{out2} = 7.5\text{ A}$ and $T_a = 25\text{ }^{\circ}\text{C}$.




Figure 17. Efficiency vs. load current I_{out2} and input voltage for converter mounted vertically with air flowing from pin 3 to pin 1 at a rate of 300 LFM (1.5 m/s), for $I_{out1} = 7.5$ A and $T_a = 25$ °C.




Figure 18. Efficiency vs. load current I_{out2} and input voltage for converter mounted horizontally with air flowing from pin 3 to pin 4 at a rate of 300 LFM (1.5 m/s), for $I_{out1} = 7.5$ A and $T_a = 25$ °C.




Figure 19. Efficiency vs. balanced load current ($I_{out1} = I_{out2}$) and input voltage for converter mounted vertically with air flowing from pin 3 to pin 1 at a rate of 300 LFM (1.5 m/s) and $T_a = 25$ °C.




Figure 20. Efficiency vs. balanced load current ($I_{out1} = I_{out2}$) and input voltage for converter mounted horizontally with air flowing from pin 3 to pin 4 at a rate of 300 LFM (1.5 m/s) and $T_a = 25$ °C.




Figure 21. Turn-on transient waveforms at no load current and $V_{in} = 48$ V, triggered via ON/OFF pin. Top trace: ON/OFF signal (5 V/div.). Bottom traces: V_{out1} (blue, 1 V/div.), V_{out2} (red, 1 V/div.). Time scale: 1 ms/div.




Figure 22. Turn-on transient waveforms at full rated load current (resistive) and $V_{in} = 48$ V, triggered via ON/OFF pin. Top trace: ON/OFF signal (5 V/div.). Bottom traces: V_{out1} (blue, 1 V/div.), V_{out2} (red, 1 V/div.). Time scale: 1 ms/div.




Figure 23. Output voltage response to lout1 load current step-change of 3.75 A (50%-75%-50%) at lout2 = 7.5 A and Vin = 48 V. Ch1 = Vout1 (50 mV/div), Ch2 = Vout2 (50 mV/div), Ch3 = lout1 (10 A/div.), Ch4 = lout2 (10 A/div.). Current slew rate: 0.1 A/ μ s, Co = 10 μ F tantalum + 1 μ F ceramic. Time scale: 0.5 ms/div.




Figure 24. Output voltage response to lout2 load current step-change of 3.75 A (50%-75%-50%) at lout1 = 7.5 A and Vin = 48 V. Ch1 = Vout1 (50 mV/div), Ch2 = Vout2 (50 mV/div), Ch3 = lout1 (10 A/div.), Ch4 = lout2 (10 A/div.). Current slew rate: 0.1 A/s, Co = 10 μ F tantalum + 1 μ F ceramic. Time scale: 0.5 ms/div.




Figure 25. Output voltage response to lout1 load current step-change of 3.75 A (50%-75%-50%) at lout2 = 7.5 A and Vin = 48 V. Ch1 = Vout1 (100 mV/div), Ch2 = Vout2 (100 mV/div), Ch3 = lout1 (10 A/div.), Ch4 = lout2 (10 A/div.). Current slew rate: 5 A/ μ s, Co = 300 μ F tantalum + 1 μ F ceramic. Time scale: 0.5 ms/div.




Figure 26. Output voltage response to lout2 load current step-change of 3.75 A (50%-75%-50%) at lout1 = 7.5 A and Vin = 48 V. Ch1 = Vout1 (100 mV/div), Ch2 = Vout2 (100 mV/div), Ch3 = lout1 (10 A/div.), Ch4 = lout2 (10 A/div.). Current slew rate: 5 A/s, Co = 300 μ F tantalum + 1 μ F ceramic. Time scale: 0.5 ms/div.




Figure 27. Output voltage response to both Iout1 and Iout2 (out of phase) load current step-change of 3.75 A (50%-75%-50%) at Vin = 48 V. Ch1 = Vout1 (50 mV/div), Ch2 = Vout2 (50 mV/div), Ch3 = Iout1 (10 A/div.), Ch4 = Iout2 (10 A/div.). Current slew rate: 0.1 A/μs, Co = 10 μF tantalum + 1 μF ceramic. Time scale: 1.0 ms/div.




Figure 28. Output voltage response to both Iout1 and Iout2 (out of phase) load current step-change of 3.75 A (50%-75%-50%) at Vin = 48 V. Ch1 = Vout1 (100 mV/div), Ch2 = Vout2 (100 mV/div), Ch3 = Iout1 (10 A/div.), Ch4 = Iout2 (10 A/div.). Current slew rate: 5 A/μs, Co = 300 μF tantalum + 1 μF ceramic. Time scale: 1.0 ms/div.

Note: The only cross-talk during transient is due to the common RETURN pin for both outputs.




Figure 29. Output voltage Vout1 vs. load current Iout1 showing current limit point and converter shutdown point. When Vout1 is in current limit, Vout2 is not affected until Vout1 reaches the shutdown threshold of 1 V. Input voltage has almost no effect on Vout1 current limit characteristic.




Figure 30. Output voltage Vout2 vs. load current Iout2 showing current limit point and converter shutdown point. When Vout2 is in current limit, Vout1 will follow with less than 0.6 V difference until shutdown threshold of 1 V. Input voltage has almost no effect on Vout2 current limit characteristic.




Figure 31. Output voltage ripple at full rated load current into a resistive load on both outputs with Co = 1μF (ceramic) and Vin = 48 V. Ch2 = Vout2, Ch1 = Vout1 (both 20 mV/div). Time scale: 1 μs/div.




Figure 32. Test setup for measuring input reflected ripple currents, Ic and Is.




Figure 33. Load current i_{out1} into a $10\text{ m}\Omega$ short circuit on V_{out1} during re-start, with V_{out2} open (no load), at $V_{in} = 48\text{ V}$. $Ch2 = i_{out1}$ (20 A/div, 20 ms/div). $ChB = i_{out1}$ (20 A/div, 1 ms/div) is an expansion of the on-time portion of i_{out1} .




Figure 34. Load current i_{out2} into a $10\text{ m}\Omega$ short circuit on V_{out2} during re-start, with V_{out1} open (no load), at $V_{in} = 48\text{ V}$. $Ch2 = i_{out2}$ (20 A/div, 20 ms/div). $ChB = i_{out2}$ (20 A/div, 1 ms/div) is an expansion of the on-time portion of i_{out2} .




Figure 35. Input reflected ripple current, i_c (100 mA/div), measured at input terminals at full rated load current on both outputs and $V_{in} = 48\text{ V}$. Refer to Fig. 34 for test setup. Time scale: $1\text{ }\mu\text{s/div}$.




Figure 36. Input reflected ripple current, i_s (10 mA/div), measured through $10\text{ }\mu\text{H}$ at the source at full rated load current on both outputs and $V_{in} = 48\text{ V}$. Refer to Fig. 34 for test setup. Time scale: $1\text{ }\mu\text{s/div}$.





Figure 37. Location of the thermocouple for thermal testing.

5. MECHANICAL PARAMETERS



PAD/PIN CONNECTIONS	
Pad/Pin #	Function
1	Vin (+)
2	ON/OFF
3	Vin (-)
4	Vout1 (+)
5	RTN [Vo1(-) +Vo2(-)]
6	TRIM
7	Vout2 (+)

Height Option	HT	CL
	(Maximum Height) +0.000 [+0.00] -0.038 [- 0.97]	(Minimum Clearance) +0.016 [+0.41] -0.000 [- 0.00]
A	0.303 [7.69]	0.030 [0.77]
B	0.336 [8.53]	0.063 [1.60]
C	0.500 [12.70]	0.227 [5.77]
D	0.400 [10.16]	0.127 [3.23]

Pin Option	PL Pin Length
	±0.005 [±0.13]
A	0.188 [4.77]
B	0.145 [3.68]
C	0.110 [2.79]

- All dimensions are in inches [mm]
- All pins are Ø 0.040" [1.02] with Ø 0.078" [1.98] shoulder
- Pin Material: Brass
- Pin Finish: Tin/Lead over Nickel
- Converter Weight: 1 oz [28 g] typical

6. ORDERING INFORMATION

Product Series	Input Voltage	Mounting Scheme	Output Voltage 1 (Vout1)	Output Voltage 2 (Vout2)	ON/OFF Logic	Maximum Height [HT]	Pin Length [PL]	Special Features	RoHS
QD	48	T	018	033	- N	B	A	0	G
Dual Quarter-Brick Format	36-75 V	Trough hole	018 ⇒ 1.8 V	033 ⇒ 3.3 V	N ⇒ Negative P ⇒ Positive	A ⇒ 0.303" B ⇒ 0.336" C ⇒ 0.500" D ⇒ 0.400"	A ⇒ 0.188" B ⇒ 0.145" C ⇒ 0.110"	0 ⇒ STD	No Suffix ⇒ RoHS lead-solder-exemption compliant G ⇒ RoHS compliant for all six substances

The example above describes P/N QD48T018033-NBA0G: 36-75 V input, dual output, through-hole mounting, 1.8 V and 3.3 V outputs @ 15 A each, negative ON/OFF logic, a maximum height of 0.336", a through the board pin length of 0.188" and RoHS compliant for all six substances. Please consult factory regarding availability of a specific version.

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.



Asia-Pacific
+86 755 298 85888

Europe, Middle East
+353 61 225 977

North America
+1 408 785 5200

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View QD48T018033-NBB0G on WIN SOURCE](#)
- ⊖ [Bel Power Solutions Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management