



THE DATASHEET OF OPA3691IDBQT






Triple Wideband, Current-Feedback OPERATIONAL AMPLIFIER With Disable

FEATURES

- **FLEXIBLE SUPPLY RANGE:**
+5V to +12V Single-Supply
±2.5V to ±6V Dual Supply
- **UNITY-GAIN STABLE:** 280MHz (G = 1)
- **HIGH OUTPUT CURRENT:** 190mA
- **OUTPUT VOLTAGE SWING:** ±4.0V
- **HIGH SLEW RATE:** 2100V/μs
- **LOW SUPPLY CURRENT:** 5.1mA/ch
- **LOW DISABLED CURRENT:** 150μA/ch
- **IMPROVED HIGH-FREQUENCY PINOUT**
- **WIDEBAND +5V OPERATION:** 190MHz (G = +2)

APPLICATIONS

- **RGB AMPLIFIERS**
- **WIDEBAND INA**
- **BROADBAND VIDEO BUFFERS**
- **HIGH-SPEED IMAGING CHANNELS**
- **PORTABLE INSTRUMENTS**
- **ADC BUFFERS**
- **ACTIVE FILTERS**
- **CABLE DRIVERS**




DESCRIPTION

The OPA3691 sets a new level of performance for broadband, triple current-feedback op amps. Operating on a very low 5.1mA/ch supply current, the OPA3691 offers a slew rate and output power normally associated with a much higher supply current. A new output stage architecture delivers a high output current with minimal voltage headroom and crossover distortion. This gives exceptional single-supply operation. Using a single +5V supply, the OPA3691 can deliver a 1V to 4V output swing with over 120mA drive current and 150MHz bandwidth. This combination of features makes the OPA3691 an ideal RGB line driver or single-supply Analog-to-Digital Converter (ADC) input driver.

The OPA3691's low 5.1mA/ch supply current is precisely trimmed at 25°C. This trim, along with low drift over temperature, ensures lower maximum supply current than competing products. System power may be further reduced by using the optional disable control pin. Leaving this disable pin open, or holding it HIGH, gives normal operation. If pulled LOW, the OPA3691 supply current drops to less than 150μA/ch while the output goes into a high impedance state. This feature may be used for power savings.

OPA3691 RELATED PRODUCTS

	SINGLES	DUALS	TRIPLES
Voltage-Feedback	OPA690	OPA2690	OPA3690
Current-Feedback	OPA691	OPA2691	OPA3681
Fixed Gain	OPA692	—	OPA3692



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Power Supply	$\pm 6.5V_{DC}$
Internal Power Dissipation ⁽²⁾	See Thermal Information
Differential Input Voltage	$\pm 1.2V$
Input Voltage Range	$\pm V_S$
Storage Temperature Range: ID, IDBQ	$-65^{\circ}C$ to $+125^{\circ}C$
Lead Temperature (soldering, 10s)	$+300^{\circ}C$
Junction Temperature (T_J)	$+175^{\circ}C$
ESD Resistance: HBM	2000V
CDM	1500V
MM	200V

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Packages must be derated based on specified θ_{JA} . Maximum T_J must be observed.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA3691	SSOP-16 Surface-Mount	DBQ	$-40^{\circ}C$ to $+85^{\circ}C$	OPA3691	OPA3691IDBQT	Tape and Reel, 250
"	"	"	"	"	OPA3691IDBQR	Tape and Reel, 2500
OPA3691	SO-16 Surface-Mount	D	$-40^{\circ}C$ to $+85^{\circ}C$	OPA3691	OPA3691ID	Rails, 48
"	"	"	"	"	OPA3691IDR	Tape and Reel, 2500

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI web site at www.ti.com.

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS: $V_S = \pm 5V$

Boldface limits are tested at $+25^\circ C$.

$R_F = 402\Omega$, $R_L = 100\Omega$, and $G = +2$, (see Figure 1 for AC performance only), unless otherwise noted.

PARAMETER	CONDITIONS	OPA3691ID, IDBQ					MIN/ MAX	TEST LEVEL ⁽³⁾
		TYP	MIN/MAX OVER TEMPERATURE					
		+25°C	+25°C ⁽¹⁾	0°C to 70°C ⁽²⁾	-40°C to +85°C ⁽²⁾	UNITS		
AC PERFORMANCE (see Figure 1) Small-Signal Bandwidth ($V_O = 0.5V_{PP}$)	$G = +1$, $R_F = 453\Omega$ $G = +2$, $R_F = 402\Omega$ $G = +5$, $R_F = 261\Omega$ $G = +10$, $R_F = 180\Omega$	280 225 210 200				MHz MHz MHz MHz	typ min typ typ	C B C C
Bandwidth for 0.1dB Gain Flatness Peaking at a Gain of +1 Large-Signal Bandwidth Slew Rate	$G = +2$, $V_O = 0.5V_{PP}$ $R_F = 453$, $V_O = 0.5V_{PP}$ $G = +2$, $V_O = 5V_{PP}$ $G = +2$, 4V Step	90 0.2 200 2100	40 1 200 1400	35 1.5 1375	20 2 1350	MHz dB MHz V/ μs	min max typ min	B B C B
AC PERFORMANCE (Cont.) Rise-and-Fall Time	$G = +2$, $V_O = 0.5V$ Step $G = +2$, 5V Step	1.6 1.9				ns ns	typ typ	C C
Settling Time to 0.02% 0.1%	$G = +2$, $V_O = 2V$ Step $G = +2$, $V_O = 2V$ Step	12 8				ns ns	typ typ	C C
Harmonic Distortion 2nd-Harmonic	$G = +2$, $f = 5MHz$, $V_O = 2V_{PP}$ $R_L = 100\Omega$ $R_L \geq 500\Omega$	-70 -79	-63 -70	-60 -67	-58 -65	dBc dBc	max max	B B
3rd-Harmonic	$R_L = 100\Omega$ $R_L \geq 500\Omega$	-74 -93	-72 -87	-70 -82	-68 -78	dBc dBc	max max	B B
Input Voltage Noise	$f > 1MHz$	1.7	2.5	2.9	3.1	nV/ \sqrt{Hz}	max	B
Noninverting Input Current Noise	$f > 1MHz$	12	14	15	15	pA/ \sqrt{Hz}	max	B
Inverting Input Current Noise	$f > 1MHz$	15	17	18	19	pA/ \sqrt{Hz}	max	B
Differential Gain	$G = +2$, NTSC, $V_O = 1.4V_P$, $R_L = 150\Omega$ $R_L = 37.5\Omega$	0.07 0.17				% %	typ typ	C C
Differential Phase	$G = +2$, NTSC, $V_O = 1.4V_P$, $R_L = 150\Omega$ $R_L = 37.5\Omega$	0.02 0.07				deg deg	typ typ	C C
Crosstalk	Input Referred, $f = 5MHz$, All Hostile	-80				dBc	typ	C
DC PERFORMANCE⁽⁴⁾ Open-Loop Transimpedance Gain (Z_{OL})	$V_O = 0V$, $R_L = 100\Omega$	225	125	110	100	k Ω	min	A
Input Offset Voltage	$V_{CM} = 0V$	± 0.8	± 3	± 3.7	± 4.3	mV	max	A
Average Offset Voltage Drift	$V_{CM} = 0V$			± 12	± 20	$\mu V/^\circ C$	max	B
Noninverting Input Bias Current	$V_{CM} = 0V$	+15	+35	+43	+45	μA	max	A
Average Noninverting Input Bias Current Drift	$V_{CM} = 0V$			-300	-300	nA/ $^\circ C$	max	B
Inverting Input Bias Current	$V_{CM} = 0V$	± 5	± 25	± 30	± 40	μA	max	A
Average Inverting Input Bias Current Drift	$V_{CM} = 0V$			± 90	± 200	nA/ $^\circ C$	max	B
INPUT Common-Mode Input Range ⁽⁵⁾		± 3.5	± 3.4	± 3.3	± 3.2	V	min	A
Common-Mode Rejection (CMRR)	$V_{CM} = 0V$	56	52	51	50	dB	min	A
Noninverting Input Impedance		100 2				k Ω pF	typ	C
Inverting Input Resistance (R_I)	Open Loop	37				Ω	typ	C
OUTPUT Voltage Output Swing	No Load $R_L = 100\Omega$	± 4.0 ± 3.9	± 3.8 ± 3.7	± 3.7 ± 3.6	± 3.6 ± 3.3	V V	min min	A A
Current Output, Sourcing	$V_O = 0$	+190	+160	+140	+100	mA	min	A
Current Output, Sinking	$V_O = 0$	-190	-160	-140	-100	mA	min	A
Short-Circuit Current	$V_O = 0$	± 250				mA	typ	C
Closed-Loop Output Impedance	$G = +2$, $f = 100kHz$	0.03				Ω	typ	C

NOTES: (1) Junction temperature = ambient for $+25^\circ C$ specifications.

(2) Junction temperature = ambient at low temperature limit; Junction temperature = ambient $+15^\circ C$ at high temperature limit for over temperature specifications.

(3) Test Levels: (A) 100% tested at $+25^\circ C$. Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(4) Current is considered positive out-of-node. V_{CM} is the input common-mode voltage.

(5) Tested $< 3dB$ below minimum specified CMRR at \pm CMIR limits.

ELECTRICAL CHARACTERISTICS: $V_S = \pm 5V$ (Cont.)

Boldface limits are tested at **+25°C**.

$R_F = 402\Omega$, $R_L = 100\Omega$, and $G = +2$, (see Figure 1 for AC performance only), unless otherwise noted.

PARAMETER	CONDITIONS	OPA3691ID, IDBQ						TEST LEVEL ⁽³⁾
		TYP	MIN/MAX OVER TEMPERATURE				MIN/ MAX	
		+25°C	+25°C ⁽¹⁾	0°C to 70°C ⁽²⁾	-40°C to +85°C ⁽²⁾	UNITS		
DISABLE (Disabled LOW)								
Power-Down Supply Current ($+V_S$)	$V_{\overline{DIS}} = 0$, All Channels	-450	-900	-1050	-1200	μA	max	A
Disable Time	$V_{IN} = 1V_{DC}$	400				ns	typ	C
Enable Time	$V_{IN} = 1V_{DC}$	25				ns	typ	C
Off Isolation	$G = +2$, 5MHz	70				dB	typ	C
Output Capacitance in Disable		4				pF	typ	C
Turn-On Glitch	$G = +2$, $R_L = 150\Omega$, $V_{IN} = 0$	± 50				mV	typ	C
Turn-Off Glitch	$G = +2$, $R_L = 150\Omega$, $V_{IN} = 0$	± 20				mV	typ	C
Enable Voltage		3.3	3.5	3.6	3.7	V	min	A
Disable Voltage		1.8	1.7	1.6	1.5	V	max	A
Control Pin Input Bias Current (\overline{DIS})	$V_{\overline{DIS}} = 0$, Each Channel	75	130	150	160	μA	max	A
POWER SUPPLY								
Specified Operating Voltage		± 5				V	typ	C
Maximum Operating Voltage Range			± 6	± 6	± 6	V	max	A
Minimum Operating Voltage Range		± 2				V	min	C
Max Quiescent Current (3 Channels)	$V_S = \pm 5V$	15.3	15.9	16.5	17.1	mA	max	A
Min Quiescent Current (3 Channels)	$V_S = \pm 5V$	15.3	14.7	14.1	13.5	mA	min	A
Power-Supply Rejection Ratio (-PSRR)	Input Referred	58	52	50	49	dB	min	A
TEMPERATURE RANGE								
Specification: D, DBQ		-40 to +85				°C	typ	C
Thermal Resistance, θ_{JA}								
DBQ SSOP-16		100				°C/W	typ	C
D SO-16		100				°C/W	typ	C

ELECTRICAL CHARACTERISTICS: $V_S = +5V$

Boldface limits are tested at **+25°C**.







$R_F = 453\Omega$, $R_L = 100\Omega$ to $V_S/2$, and $G = +2$, (see Figure 2 for AC performance only), unless otherwise noted.

PARAMETER	CONDITIONS	OPA3691D, IDBQ					MIN/ MAX	TEST LEVEL ⁽³⁾
		TYP	MIN/MAX OVER TEMPERATURE					
		+25°C	+25°C ⁽¹⁾	0°C to 70°C ⁽²⁾	-40°C to +85°C ⁽²⁾	UNITS		
AC PERFORMANCE (see Figure 2)								
Small-Signal Bandwidth ($V_O = 0.5V_{PP}$)	$G = +1$, $R_F = 499\Omega$	210				MHz	typ	C
	$G = +2$, $R_F = 453\Omega$	190	168	160	140	MHz	min	B
	$G = +5$, $R_F = 340\Omega$	180				MHz	typ	C
	$G = +10$, $R_F = 180\Omega$	155				MHz	typ	C
Bandwidth for 0.1dB Gain Flatness	$G = +2$, $V_O < 0.5V_{PP}$	90	40	30	25	MHz	min	B
Peaking at a Gain of +1	$R_F = 649\Omega$, $V_O < 0.5V_{PP}$	0.2	1	2.5	3.0	dB	max	B
Large-Signal Bandwidth	$G = +2$, $V_O = 2V_{PP}$	210				MHz	typ	C
Slew Rate	$G = +2$, 2V Step	850	600	575	530	V/ μ s	min	B
Rise-and-Fall Time	$G = +2$, $V_O = 0.5V$ Step	2.0				ns	typ	C
	$G = +2$, $V_O = 2V$ Step	2.3				ns	typ	C
Settling Time to 0.02%	$G = +2$, $V_O = 2V$ Step	14				ns	typ	C
0.1%	$G = +2$, $V_O = 2V$ Step	10				ns	typ	C
Harmonic Distortion	$G = +2$, $f = 5MHz$, $V_O = 2V_{PP}$							
2nd-Harmonic	$R_L = 100\Omega$ to $V_S/2$	-66	-58	-57	-56	dBc	max	B
	$R_L \geq 500\Omega$ to $V_S/2$	-73	-65	-63	-62	dBc	max	B
3rd-Harmonic	$R_L = 100\Omega$ to $V_S/2$	-71	-68	-67	-65	dBc	max	B
	$R_L \geq 500\Omega$ to $V_S/2$	-77	-72	-70	-69	dBc	max	B
Input Voltage Noise	$f > 1MHz$	1.7	2.5	2.9	3.1	nV/ \sqrt{Hz}	max	B
Noninverting Input Current Noise	$f > 1MHz$	12	14	15	15	pA/ \sqrt{Hz}	max	B
Inverting Input Current Noise	$f > 1MHz$	15	17	18	19	pA/ \sqrt{Hz}	max	B
DC PERFORMANCE⁽⁴⁾								
Open-Loop Transimpedance Gain (Z_{OL})	$V_O = V_S/2$, $R_L = 100\Omega$ to $V_S/2$	200	100	90	80	k Ω	min	A
Input Offset Voltage	$V_{CM} = 2.5V$	± 0.8	± 3.5	± 4.1	± 4.8	mV	max	A
Average Offset Voltage Drift	$V_{CM} = 2.5V$			± 12	± 20	$\mu V/^\circ C$	max	B
Noninverting Input Bias Current	$V_{CM} = 2.5V$	+20	+40	+46	+56	μA	max	A
Average Noninverting Input Bias Current Drift	$V_{CM} = 2.5V$			-250	-250	nA/ $^\circ C$	max	B
Inverting Input Bias Current	$V_{CM} = 2.5V$	± 5	± 20	± 25	± 35	μA	max	A
Average Inverting Input Bias Current Drift	$V_{CM} = 2.5V$			± 112	± 250	nA/ $^\circ C$	max	B
INPUT								
Least Positive Input Voltage ⁽⁵⁾		1.5	1.6	1.7	1.8	V	max	A
Most Positive Input Voltage ⁽⁵⁾		3.5	3.4	3.3	3.2	V	min	A
Common-Mode Rejection (CMRR)	$V_{CM} = V_S/2$	54	50	49	48	dB	min	A
Noninverting Input Impedance		100 2				k Ω pF	typ	C
Inverting Input Resistance (R_i)	Open Loop	40				Ω	typ	C
OUTPUT								
Most Positive Output Voltage	No Load	4	3.8	3.7	3.5	V	min	A
	$R_L = 100\Omega$, 2.5V	3.9	3.7	3.6	3.4	V	min	A
Least Positive Output Voltage	No Load	1	1.2	1.3	1.5	V	max	A
	$R_L = 100\Omega$, 2.5V	1.1	1.3	1.4	1.6	V	max	A
Current Output, Sourcing	$V_O = V_S/2$	+160	+120	+100	+80	mA	min	A
Current Output, Sinking	$V_O = V_S/2$	-160	-120	-100	-80	mA	min	A
Short-Circuit Current	$V_O = V_S/2$	250				mA	typ	C
Closed-Loop Output Impedance	$G = +2$, $f = 100kHz$	0.03				Ω	typ	C
DISABLE (Disabled LOW)								
Power-Down Supply Current (+ V_S)	$V_{DIS} = 0$, All Channels	-450	-900	-1050	-1200	μA	max	A
Off Isolation	$G = +2$, 5MHz	65				dB	typ	C
Output Capacitance in Disable		4				pF	typ	C
Turn-On Glitch	$G = +2$, $R_L = 150\Omega$, $V_{IN} = V_S/2$	± 50				mV	typ	C
Turn-Off Glitch	$G = +2$, $R_L = 150\Omega$, $V_{IN} = V_S/2$	± 20				mV	typ	C
Enable Voltage		3.3	3.5	3.6	3.7	V	min	A
Disable Voltage		1.8	1.7	1.6	1.5	V	max	A
Control Pin Input Bias Current (\overline{DIS})	$V_{DIS} = 0$, Each Channel	75	130	150	160	μA	typ	C
POWER SUPPLY								
Specified Single-Supply Operating Voltage		5				V	typ	C
Maximum Single-Supply Operating Voltage			12	12	12	V	max	A
Minimum Single-Supply Operating Voltage		4				V	min	C
Max Quiescent Current (3 Channels)	$V_S = +5V$	13.5	14.4	15.0	15.6	mA	max	A
Min Quiescent Current (3 Channels)	$V_S = +5V$	13.5	12.3	12	11.4	mA	min	A
Power-Supply Rejection Ratio (+PSRR)	Input Referred	55				dB	typ	C
TEMPERATURE RANGE								
Specification: D, DBQ		-40 to +85				$^\circ C$	typ	C
Thermal Resistance, θ_{JA}								
DBQ SSOP-16		100				$^\circ C/W$	typ	C
D SO-16		100				$^\circ C/W$	typ	C

NOTES: (1) Junction temperature = ambient for +25°C specifications. (2) Junction temperature = ambient at low temperature limit: Junction temperature = ambient +15°C at high temperature limit for over temperature specifications. (3) Test Levels: (A) 100% tested at +25°C. Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (4) Current is considered positive out-of-node. V_{CM} is the input common-mode voltage. (5) Tested < 3dB below minimum specified CMRR at \pm CMR limits.







TYPICAL CHARACTERISTICS: $V_S = \pm 5V$

$T_A = +25^\circ C$, $G = +2$, and $R_L = 100\Omega$, (see Figure 1 for AC performance only), unless otherwise noted.









TYPICAL CHARACTERISTICS: $V_S = \pm 5V$ (Cont.)

$T_A = +25^\circ C$, $G = +2$, and $R_L = 100\Omega$, (see Figure 1 for AC performance only), unless otherwise noted.









TYPICAL CHARACTERISTICS: $V_S = \pm 5V$ (Cont.)

$T_A = +25^\circ C$, $G = +2$, and $R_L = 100\Omega$, (see Figure 1 for AC performance only), unless otherwise noted.









TYPICAL CHARACTERISTICS: $V_S = \pm 5V$ (Cont.)

$T_A = +25^\circ C$, $G = +2$, and $R_L = 100\Omega$, (see Figure 1 for AC performance only), unless otherwise noted.







TYPICAL CHARACTERISTICS: $V_S = +5V$

$T_A = +25^\circ C$, $G = +2$, and $R_L = 100\Omega$ to $+2.5V$, (see Figure 2 for AC performance only), unless otherwise noted.



TYPICAL CHARACTERISTICS: $V_S = +5V$ (Cont.)

$T_A = +25^\circ C$, $G = +2$, and $R_L = 100\Omega$ to $+2.5V$, (see Figure 2 for AC performance only), unless otherwise noted.



APPLICATIONS INFORMATION

WIDEBAND CURRENT-FEEDBACK OPERATION

The OPA3691 gives the exceptional AC performance of a wideband current-feedback op amp with a highly linear, high-power output stage. Requiring only 5.1mA/ch quiescent current, the OPA3691 will swing to within 1V of either supply rail and deliver in excess of 160mA at room temperature. This low output headroom requirement, along with supply voltage independent biasing, gives remarkable single (+5V) supply operation. The OPA3691 will deliver greater than 200MHz bandwidth driving a 2Vp-p output into 100Ω on a single +5V supply. Previous boosted output stage amplifiers have typically suffered from very poor crossover distortion as the output current goes through zero. The OPA3691 achieves a comparable power gain with much better linearity. The primary advantage of a current-feedback op amp over a voltage-feedback op amp is that AC performance (bandwidth and distortion) is relatively independent of signal gain.

Figure 1 shows the DC-coupled, gain of +2, dual power-supply circuit configuration used as the basis of the ±5V Electrical Characteristics and Typical Characteristics. For test purposes, the input impedance is set to 50Ω with a resistor to ground and the output impedance is set to 50Ω with a series output resistor. Voltage swings reported in the electrical characteristics are taken directly at the input and output pins while load powers (dBm) are defined at a matched 50Ω load. For the circuit of Figure 1, the total effective load will be 100Ω || 998Ω. The disable control line ($\overline{\text{DIS}}$) is typically left open to ensure normal amplifier operation. One optional component is included in Figure 1. In addition to the usual power-supply decoupling capacitors to ground, a 0.01μF

capacitor is included between the two power-supply pins. In practical PC board layouts, this optionally added capacitor will typically improve the 2nd-harmonic distortion performance by 3dB to 6dB.

Figure 2 shows the AC-coupled, gain of +2, single-supply circuit configuration used as the basis of the +5V Specifications and Typical Characteristics. Though not a *rail-to-rail* design, the OPA3691 requires minimal input and output voltage headroom compared to other very wideband current-feedback op amps. It will deliver a 3Vp-p output swing on a single +5V supply with greater than 150MHz bandwidth. The key requirement of broadband single-supply operation is to maintain input and output signal swings within the usable voltage ranges at both the input and the output. The circuit of Figure 2 establishes an input midpoint bias using a simple resistive divider from the +5V supply (two 806Ω resistors). The input signal is then AC-coupled into this midpoint voltage bias. The input voltage can swing to within 1.5V of either supply pin, giving a 2Vp-p input signal range centered between the supply pins. The input impedance matching resistor (57.6Ω) used for testing is adjusted to give a 50Ω input match when the parallel combination of the biasing divider network is included. The gain resistor (R_G) is AC-coupled, giving the circuit a DC gain of +1, which puts the input DC bias voltage (2.5V) on the output as well. Again, on a single +5V supply, the output voltage can swing to within 1V of either supply pin while delivering more than 120mA output current. A demanding 100Ω load to a midpoint bias is used in this characterization circuit. The new output stage used in the OPA3691 can deliver large bipolar output currents into this midpoint load with minimal crossover distortion, as shown by the +5V supply, 3rd-harmonic distortion plots.




FIGURE 1. DC-Coupled, G = +2, Bipolar Supply, Specification and Test Circuit.




FIGURE 2. AC-Coupled, G = +2, Single-Supply, Specification and Test Circuit.

TRIPLE ADC BUFFER CHANNEL

The OPAx691 family is ideally suited to single-supply, wideband ADC driving. A current-feedback op amp is ideal where high gains with high bandwidths are required. The wide 3Vp-p output swing with over 150MHz full-power bandwidth on a single +5V supply is well suited to the 2Vp-p input range commonly required from modern CMOS pipelined ADCs. Three channels of very high-speed digitizer channels are shown in Figure 3 using the OPA3691 driving three ADS831s (8-bit, 80MSPS CMOS converters). Each input is AC-coupled into a 50Ω gain resistor that also will act as a 50Ω impedance match at high frequencies. The amplifier's inputs and outputs are centered on the ADC common-mode input voltage by tying each converter's V_{CM} to the noninverting inputs of the amplifier. This V_{CM} acts as the swing midpoint for the input to the converter. Since the ADS831 can operate with differential inputs, driving into the \overline{IN} input will give a net noninverting signal channel even with the amplifiers operating at an inverting gain of -6 . The other input to the ADS831 is tied to this V_{CM} as well to give an input signal midpoint equal to V_{CM} . The 300Ω feedback resistor will be the output load in this configuration. Harmonic distortion for the OPA3691 will not degrade the converter's SFDR performance in this application.




FIGURE 3. Triple-Channel ADC Driver.

WIDEBAND RGB MULTIPLEXER

The OPA3691 is ideally suited to implementing a simple, very wideband, 2x1 RGB multiplexer. This simple *wired-OR video multiplexer* can be easily implemented using the circuit shown in Figure 4.

This circuit uses two OPA3691s where each package accepts the three RGB component video signals from one of two possible sources. Each noninverting input is terminated in 75Ω




FIGURE 4. Wideband 2x1 RGB Multiplexer.

to match the typical video source impedance. The disable control is used to switch between channels by feeding a logic control line directly to all three V_{DIS} inputs on one package, and its complement to the three V_{DIS} inputs on the other. Since the disable feature is intentionally make-before-break (to ensure that the output does not float in transition), each of the two possible outputs for the three RGB lines are combined through a limiting resistor. This 82.5Ω resistor limits the current between the two outputs during switching. The feedback and output network connected on the output slightly attenuates the signal going out onto the 75Ω cable. The gain and output matching resistors (82.5Ω) have been slightly increased to get a signal gain of +1 to the matched load and provide a 75Ω output impedance to the cable. The section on Disable Operation shows the turn-on and turn-off switching glitches, using a grounded input for the single channel, is typically less than ±50mV. Where two outputs are switched (see Figure 4), the output line is always under the control of one amplifier or the other due to the *make-before-break* disable timing. In this case, the switching glitches for 0V inputs drops to < 20mV. Large output swing can cause the inactive inverting inputs to turn on degrading distortion. Keep the voltages across the inactive channel inputs < ±1.2Vp-p.

VIDEO DAC RECONSTRUCTION FILTER

Wideband current-feedback op amps make ideal elements for implementing high-speed active filters where the amplifier is used as fixed gain block inside a passive RC circuit network. Their relatively constant bandwidth versus gain provides low interaction between the actual filter poles and the required gain for the amplifier. Figure 5 shows an example of a video Digital-to-Analog Converter (DAC) reconstruction filter.

The delay-equalized filter in Figure 5 compensates for the DAC's $\sin(x)/x$ response, and minimizes aliasing artifacts. It is designed for single +5V operation, with a 13.5MSPS DAC sampling rate, and a 5.5MHz cutoff frequency.




FIGURE 5. Filter Schematic.

The first op amp buffers the video DAC output and the first filter section from each other. This first filter section provides group delay equalization. The second and third filter sections provide a 6th-order low-pass filter response that also compensates for the DAC's $\sin(x)/x$ response. The filter response can be seen in Figure 6.




FIGURE 6. DAC Reconstruction Filter Response.

HIGH-POWER XDSDL LINE DRIVER

Emerging broadband access technologies are making significant demands on the output stage drivers. Some of the higher frequency versions, particularly in VDSL, require passive bandpass filters to spectrally isolate the upstream from downstream frequency bands. See Figure 7 for one possible implementation of this using single-ended filters and giving differential push/pull drive into a transformer. The DAC output from the Analog Front End (AFE) typically requires isolation from the complex filter impedance. The first stage provides a tunable gain (using R_G) with a fixed termination for

the DAC, R_T . It is very useful from a distortion standpoint to scale the characteristic impedance up for the filter. This reduces the loading at the 1st-stage amplifier output, typically improving 3rd-order terms directly, as well as some improvement in 2nd-order terms. Figure 7 assumes a 100Ω characteristic impedance for the filter. The filter is driven from a 100Ω source resistor into a 100Ω load that is formed by the input gain resistor of the inverting amplifier channel. The other noninverting input is isolated by a series 50Ω resistor—principally to isolate that input from the out-of-band source impedance of the filter. In this example, the output stage is set up for a differential gain of 8. The total gain from the output of the bandpass filter to the line will be $4 \cdot n$, where n is the turns ratio used in the transformer. Very broad bandwidths at high power levels are possible using the OPA3691 in the circuit of Figure 7. Recognize also, that the output is in fact bandlimited by the filter. Very high dynamic range is possible inside the filter bandwidth due to the significant performance margin provided by the OPA3691.

WIDEBAND DIFFERENTIAL/SINGLE-ENDED AMPLIFIER

The differential amplifier (three amplifier instrumentation topology) on the front page of this data sheet shows a common application applied to this triple current-feedback op amp. The two input stage amplifiers are configured for a relatively high differential gain of 10. Lowering the feedback resistor values in this input stage provides 120MHz bandwidth, even at this high gain setting. The signal is applied to the high impedance, noninverting inputs at the input stage. The differential gain is set by $(1 + 2R_F/R_G) = 10$ using the values shown on the front page. The third amplifier performs the differential-to-single-ended conversion in a standard single op amp differential stage. This differential stage, built using the 3rd

wideband current-feedback op amp, in the OPA3691 will give lower CMRR at DC than using a voltage-feedback part, but higher CMRR at higher frequencies. Measured performance, with no resistor value tuning, gave approximately 75dB at DC and $> 55\text{dB}$ CMRR (input referred) through 10MHz. To maintain good distortion performance for the input stage amplifiers, the loading at each output has been matched while achieving the gain of 1 and differential characteristic of the output stage. To improve DC CMRR, tune the resistor to ground at the noninverting input of the output stage amplifier.

WIDEBAND PROGRAMMABLE GAIN

By tying all three inputs together from a single source, and all three outputs together to drive a common load, a very wideband, programmable gain function may be implemented. See Figure 8 for an example of this application where the three channels have been set up for gains of 1, 2, and 4 to the load. The feedback resistor value has been optimized for maximum flat bandwidth in each channel. This will give an almost constant $> 200\text{MHz}$ bandwidth at any of the three gain settings. The desired gain is selected by using the disable control lines to choose one of the three possible amplifiers as the active channel. Isolation resistors have been optimized to match the 50Ω load, and will limit the output current if more than one output is on during gain-select transition. The isolation resistors have been adjusted for each amplifier such that the load impedance sees a matching 50Ω independent from the operating amplifier. This, in turn, requires gain matching so that the gains are 1, 2, and 4 to the load.

The 20Ω series resistors on each noninverting input serves to isolate the input parasitic capacitance from the source. Also, limit the voltage swing across the inputs of the inactive channels to $< \pm 1.2\text{Vp-p}$.




FIGURE 7. Single-to-Differential xDSL Line Driver.




FIGURE 8. Wideband Programmable Gain.

DESIGN-IN TOOLS

DEMONSTRATION FIXTURES

Two printed circuit boards (PCBs) are available to assist in the initial evaluation of circuit performance using the OPA3691 in its two package options. Both of these are offered free of charge as unpopulated PCBs, delivered with a user's guide. The summary information for these fixtures is shown in the table below.

PRODUCT	PACKAGE	ORDERING NUMBER	LITERATURE NUMBER
OPA3691IDBQ	SSOP-16	DEM-OPA-SSOP-3A	SBOU006
OPA3691ID	SO-16	DEM-OPA-SO-3A	SBOU007

The demonstration fixtures can be requested at the Texas Instruments web site (www.ti.com) through the OPA3691 product folder.

SPICE MODELS

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for high-speed

active devices, like the OPA3691, where parasitic capacitance and inductance can have a major effect on frequency response.

SPICE models will be available through the TI web page or on a disk (call our Applications Department). These models do a good job of predicting small-signal AC and transient performance under a wide variety of operating conditions. They do not do as well in predicting the harmonic distortion or differential gain and phase characteristics. These models do not distinguish between the AC performance of different package types.

OPERATING SUGGESTIONS

SETTING RESISTOR VALUES TO OPTIMIZE BANDWIDTH

A current-feedback op amp like the OPA3691 can hold an almost constant bandwidth over signal gain settings with the proper adjustment of the external resistor values. This is shown in the Typical Characteristics; the small-signal bandwidth decreases only slightly with increasing gain. These curves also show that the feedback resistor has been changed for each gain setting. The resistor *values* on the inverting side

of the circuit for a current-feedback op amp can be treated as frequency response compensation elements while their *ratios* set the signal gain. Figure 9 shows the small-signal frequency response analysis circuit for the OPA3691.




FIGURE 9. Current-Feedback Transfer Function Analysis Circuit.

The key elements of this current-feedback op amp model are:
 α → Buffer gain from the noninverting input to the inverting input
 R_I → Buffer output impedance
 i_{ERR} → Feedback error current signal
 $Z(s)$ → Frequency dependent open-loop transimpedance gain from i_{ERR} to V_O

The buffer gain is typically very close to 1.00 and is normally neglected from signal gain considerations. It will, however, set the CMRR for a single op amp differential amplifier configuration. For a buffer gain $\alpha < 1.0$, the $CMRR = -20 \cdot \log(1 - \alpha)$ dB.

R_I , the buffer output impedance, is a critical portion of the bandwidth control equation. The OPA3691 is typically 37 Ω .

A current-feedback op amp senses an error current in the inverting node (as opposed to a differential input error voltage for a voltage-feedback op amp) and passes this on to the output through an internal frequency dependent transimpedance gain. The Typical Characteristics show this open-loop transimpedance response. This is analogous to the open-loop voltage gain curve for a voltage-feedback op amp. Developing the transfer function for the circuit of Figure 9 gives Equation 1:

$$\frac{V_O}{V_I} = \frac{\alpha \left(1 + \frac{R_F}{R_G}\right)}{R_F + R_I \left(1 + \frac{R_F}{R_G}\right)} = \frac{\alpha NG}{1 + \frac{R_F + R_I NG}{Z(s)}} \quad (1)$$

$$\left[NG \equiv \left(1 + \frac{R_F}{R_G}\right) \right]$$

This is written in a loop-gain analysis format where the errors arising from a non-infinite open-loop gain are shown in the denominator. If $Z(s)$ were infinite over all frequencies, the denominator of Equation 1 would reduce to 1 and the ideal desired signal gain shown in the numerator would be achieved. The fraction in the denominator of Equation 1 determines the frequency response. Equation 2 shows this as the loop-gain equation:

$$\frac{Z(s)}{R_F + R_I NG} = \text{Loop Gain} \quad (2)$$

If $20 \cdot \log(R_F + NG \cdot R_I)$ were drawn on top of the open-loop transimpedance plot, the difference between the two would be the loop gain at a given frequency. Eventually, $Z(s)$ rolls off to equal the denominator of Equation 2 at which point the loop gain has reduced to 1 (and the curves have intersected). This point of equality is where the amplifier's closed-loop frequency response, given by Equation 1, will start to roll off and is exactly analogous to the frequency at which the noise gain equals the open-loop voltage gain for a voltage-feedback op amp. The difference here is that the total impedance in the denominator of Equation 2 may be controlled somewhat separately from the desired signal gain (or NG).

The OPA3691 is internally compensated to give a maximally flat frequency response for $R_F = 402\Omega$ at $NG = 2$ on $\pm 5V$ supplies. Evaluating the denominator of Equation 2 (which is the feedback transimpedance) gives an optimal target of 476 Ω . As the signal gain changes, the contribution of the $NG \cdot R_I$ term in the feedback transimpedance will change, but the total can be held constant by adjusting R_F . Equation 3 gives an approximate equation for optimum R_F over signal gain:

$$R_F = 476\Omega - NG R_I \quad (3)$$

As the desired signal gain increases, this equation will eventually predict a negative R_F . A somewhat subjective limit to this adjustment can also be set by holding R_G to a minimum value of 20 Ω . Lower values will load both the buffer stage at the input and the output stage if R_F gets too low—actually decreasing the bandwidth. Figure 10 shows the recommended R_F versus NG for both $\pm 5V$ and a single +5V operation. The values shown in Figure 10 give a good starting point for design where bandwidth optimization is desired.




FIGURE 10. Recommended Feedback Resistor vs Noise Gain.

The total impedance going into the inverting input may be used to adjust the closed-loop signal bandwidth. Inserting a series resistor between the inverting input and the summing junction will increase the feedback impedance (denominator of Equation 2), decreasing the bandwidth. The internal buffer output impedance for the OPA3691 is slightly influenced by the source impedance looking out of the noninverting input terminal. High source resistors will have the effect of increasing R_i , decreasing the bandwidth. For those single-supply applications which develop a midpoint bias at the noninverting input through high valued resistors, the decoupling capacitor is essential for power-supply ripple rejection, noninverting input noise current shunting, and to minimize the high-frequency value for R_i in Figure 9.

INVERTING AMPLIFIER OPERATION

Since the OPA3691 is a general-purpose, wideband current-feedback op amp, most of the familiar op amp application circuits are available to the designer. Those triple op amp applications that require considerable flexibility in the feedback element (for example, integrators, transimpedance, and some filters) should consider the unity-gain stable voltage-feedback OPA3690, since the feedback resistor is the compensation element for a current-feedback op amp. Wideband inverting operation (especially summing) is particularly suited to the OPA3691. Figure 11 shows a typical inverting configuration where the I/O impedances and signal gain from Figure 1 are retained in an inverting circuit configuration.




FIGURE 11. Inverting Gain of -2 with Impedance Matching.

In the inverting configuration, two key design considerations must be noted. The first is that the gain resistor (R_G) becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted-pair, long PC board trace or other transmission line conductor), it is normally necessary to add an additional matching resistor to ground. R_G by itself is normally not set to the required input

impedance since its value, along with the desired gain, will determine a R_F which may be non-optimal from a frequency response standpoint. The total input impedance for the source becomes the parallel combination of R_G and R_M .

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and will have slight effect on the bandwidth through Equation 1. The values shown in Figure 11 have accounted for this by slightly decreasing R_F (from Figure 1) to re-optimize the bandwidth for the noise gain of Figure 11 ($NG = 2.73$). In the example of Figure 11, the R_M value combines in parallel with the external 50Ω source impedance, yielding an effective driving impedance of $50\Omega \parallel 68.1\Omega = 28.8\Omega$. This impedance is added in series with R_G for calculating the noise gain—which gives $NG = 2.73$. This value, along with the R_F of Figure 10 and the inverting input impedance of 37Ω , are inserted into Equation 3 to get a feedback transimpedance nearly equal to the 476Ω optimum value.

Note that the noninverting input in this bipolar supply inverting application is connected directly to ground. It is often suggested that an additional resistor be connected to ground on the noninverting input to achieve bias current error cancellation at the output. The input bias currents for a current feedback op amp are not generally matched in either magnitude or polarity. Connecting a resistor to ground on the noninverting input of the OPA3691 in the circuit of Figure 11 will actually provide additional gain for that input's bias and noise currents, but will not decrease the output DC error since the input bias currents are not matched.

OUTPUT CURRENT AND VOLTAGE

The OPA3691 provides output voltage and current capabilities that are unsurpassed in a low-cost dual monolithic op amp. Under no-load conditions at 25°C , the output voltage typically swings closer than 1V to either supply rail; the tested swing limit is within 1.2V of either rail. Into a 15Ω load (the minimum tested load), it is tested to deliver more than $\pm 160\text{mA}$.

The specifications described above, though familiar in the industry, consider voltage and current limits separately. In many applications, it is the voltage • current, or $V\text{-I}$ product, which is more relevant to circuit operation. Refer to the *Output Voltage and Current Limitations* plot in the Typical Characteristics. The X- and Y-axes of this graph show the zero-voltage output current limit and the zero-current output voltage limit, respectively. The four quadrants give a more detailed view of the OPA3691's output drive capabilities, noting that the graph is bounded by a *Safe Operating Area* of 1W maximum internal power dissipation. Superimposing resistor load lines onto the plot shows that the OPA3691 can drive $\pm 2.5\text{V}$ into 25Ω or $\pm 3.5\text{V}$ into 50Ω without exceeding the output capabilities or the 1W dissipation limit. A 100Ω load line (the standard test circuit load) shows the full $\pm 3.9\text{V}$ output swing capability, as shown in the Electrical Characteristics Table.

The minimum specified output voltage and current over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold start-up will the output current and voltage decrease to the numbers shown in the electrical characteristic tables. As the output transistors deliver power, their junction temperatures will increase, decreasing their V_{BE} 's (increasing the available output voltage swing), and increasing their current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications since the output stage junction temperatures will be higher than the minimum specified operating ambient.

To protect the output stage from accidental shorts to ground and the power supplies, output short-circuit protection is included in the OPA3691. This circuit acts to limit the maximum source or sink current to approximately 250mA.

DRIVING CAPACITIVE LOADS

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an ADC—including additional external capacitance which may be recommended to improve the ADC linearity. A high-speed, high open-loop gain amplifier like the OPA3691 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier's open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. Several external solutions to this problem have been suggested. When the primary considerations are frequency response flatness, pulse response fidelity, and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load. This does not eliminate the pole from the loop response, but rather shifts it and adds a zero at a higher frequency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

The Typical Characteristics show the recommended R_S vs *Capacitive Load* and the resulting frequency response at the load. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA3691. Long PC board traces, unmatched cables, and connections to multiple devices can easily cause this value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the OPA3691 output pin (see Board Layout Guidelines).

DISTORTION PERFORMANCE

The OPA3691 provides good distortion performance into a 100 Ω load on $\pm 5V$ supplies. Relative to alternative solutions, it provides exceptional performance into lighter loads and/or

operating on a single +5V supply. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd-harmonic will dominate the distortion with a negligible 3rd-harmonic component. Focusing then on the 2nd-harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network; in the noninverting configuration (see Figure 1), this is the sum of $R_F + R_G$, while in the inverting configuration it is just R_F . Also, providing an additional supply decoupling capacitor (0.01 μF) between the supply pins (for bipolar operation) improves the 2nd-order distortion slightly (3dB to 6dB).

In most op amps, increasing the output voltage swing increases harmonic distortion directly. The Typical Characteristics show the 2nd-harmonic increasing at a little less than the expected 2x rate while the 3rd-harmonic increases at a little less than the expected 3x rate. Where the test power doubles, the difference between it and the 2nd-harmonic decreases less than the expected 6dB while the difference between it and the 3rd-harmonic decreases by less than the expected 12dB. This also shows up in the 2-tone, 3rd-order intermodulation spurious (IM3) response curves. The 3rd-order spurious levels are extremely low at low output power levels. The output stage continues to hold them low even as the fundamental power reaches very high levels. As the Typical Characteristics show, the spurious intermodulation powers do not increase as predicted by a traditional intercept model. As the fundamental power level increases, the dynamic range does not decrease significantly. For two tones centered at 20MHz, with 10dBm/tone into a matched 50 Ω load (that is, 2Vp-p for each tone at the load, which requires 8Vp-p for the overall 2-tone envelope at the output pin), the Typical Characteristics show 48dBc difference between the test-tone power and the 3rd-order intermodulation spurious levels. This exceptional performance improves further when operating at lower frequencies.

NOISE PERFORMANCE

Wideband current-feedback op amps generally have a higher output noise than comparable voltage-feedback op amps. The OPA3691 offers an excellent balance between voltage and current noise terms to achieve low output noise. The inverting current noise (15pA/ \sqrt{Hz}) is significantly lower than earlier solutions while the input voltage noise (1.7nV/ \sqrt{Hz}) is lower than most unity-gain stable, wideband, voltage-feedback op amps. This low input voltage noise was achieved at the price of higher noninverting input current noise (12pA/ \sqrt{Hz}). As long as the AC source impedance looking out of the noninverting node is less than 100 Ω , this current noise will not contribute significantly to the total output noise. The op amp input voltage noise and the two input current noise terms combine to give low output noise under a wide variety of operating conditions. See Figure 12 for the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/ \sqrt{Hz} or pA/ \sqrt{Hz} .




FIGURE 12. Op Amp Noise Analysis Model.

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 4 shows the general form for the output noise voltage using the terms shown in Figure 12.

(4)

$$E_O = \sqrt{(E_{NI}^2 + (I_{BN} R_S)^2 + 4kTR_S)NG^2 + (I_{BI} R_F)^2 + 4kTR_F} NG$$

Dividing this expression by the noise gain ($NG = (1 + R_F/R_G)$) will give the equivalent input referred spot noise voltage at the noninverting input, as shown in Equation 5.

$$E_N = \sqrt{E_{NI}^2 + (I_{BN} R_S)^2 + 4kTR_S + \left(\frac{I_{BI} R_F}{NG}\right)^2 + \frac{4kTR_F}{NG}} \quad (5)$$

Evaluating these two equations for the OPA3691 circuit and component values (see Figure 1) will give a total output spot noise voltage of $8.08nV/\sqrt{Hz}$ and a total equivalent input spot noise voltage of $4.04nV/\sqrt{Hz}$. This total input-referred spot noise voltage is higher than the $1.7nV/\sqrt{Hz}$ specification for the op amp voltage noise alone. This reflects the noise added to the output by the inverting current noise times the feedback resistor. If the feedback resistor is reduced in high gain configurations (as suggested previously), the total input-referred voltage noise given by Equation 5 will approach just the $1.7nV/\sqrt{Hz}$ of the op amp itself. For example, going to a gain of +10 using $R_F = 182\Omega$ will give a total input referred noise of $2.1nV/\sqrt{Hz}$.

DC ACCURACY AND OFFSET CONTROL

A current-feedback op amp like the OPA3691 provides exceptional bandwidth in high gains, giving fast pulse settling but only moderate DC accuracy. The Electrical Characteristics Table shows an input offset voltage comparable to high-speed, voltage-feedback amplifiers. However, the two input bias currents are somewhat higher and are unmatched. Whereas bias current cancellation techniques are very effective with most voltage-feedback op amps, they do not generally reduce the output DC offset for wideband current-feedback op amps. Since the two input bias currents are unrelated in both magnitude and polarity, matching the source impedance looking out of each input to reduce their error

contribution to the output is ineffective. Evaluating the configuration of Figure 1, using worst-case +25°C input offset voltage and the two input bias currents, gives a worst-case output offset range equal to:

$$\begin{aligned} & \pm (NG \cdot V_{OS(MAX)} + (I_{BN} \cdot R_S/2 \cdot NG) \pm (I_{BI} \cdot R_F) \\ & \text{where } NG = \text{noninverting signal gain} \\ & = \pm (2 \cdot 3.0mV) + (35\mu A \cdot 25\Omega \cdot 2) \pm (402\Omega \cdot 25\mu A) \\ & = \pm 6mV + 1.75mV \pm 10.05mV \\ & = -14.3mV \rightarrow +17.8mV \end{aligned}$$

DISABLE OPERATION

The OPA3691 provides an optional disable feature that may be used either to reduce system power or to implement a simple channel multiplexing operation. If the \overline{DIS} control pin is left unconnected, the OPA3691 will operate normally. To disable, the control pin must be asserted low. Figure 13 shows a simplified internal circuit for the disable control feature.




FIGURE 13. Simplified Disable Control Circuit.

In normal operation, base current to Q1 is provided through the 110kΩ resistor while the emitter current through the 15kΩ resistor sets up a voltage drop that is inadequate to turn on the two diodes in Q1's emitter. As V_{DIS} is pulled low, additional current is pulled through the 15kΩ resistor eventually turning on these two diodes ($\approx 75\mu A$). At this point, any further current pulled out of V_{DIS} goes through those diodes holding the emitter-base voltage of Q1 at approximately 0V. This shuts off the collector current out of Q1, turning the amplifier off. The supply current in the disable mode is that only required to operate the circuit of Figure 13. Additional circuitry ensures that turn-on time occurs faster than turn-off time (make-before-break).

When disabled, the output and input nodes go to a high impedance state. If the OPA3691 is operating in a gain of +1, this will show a very high impedance ($4pF \parallel 1M\Omega$) at the output and exceptional signal isolation. If operating at a gain greater than +1, the total feedback network resistance ($R_F + R_G$) will appear as the impedance looking back into the

output, but the circuit will still show very high forward and reverse isolation. If configured as an inverting amplifier, the input and output will be connected through the feedback network resistance ($R_F + R_G$) giving relatively poor input to output isolation.

One key parameter in disable operation is the output glitch when switching in and out of the disable mode. Figure 14 shows these glitches for the circuit of Figure 1 with the input signal set to 0V. The glitch waveform at the output pin is plotted along with the \overline{DIS} pin voltage.




FIGURE 14. Disable/Enable Glitch.

The transition edge rate (dv/dt) of the \overline{DIS} control line will influence this glitch. For the plot of Figure 14, the edge rate was reduced until no further reduction in glitch amplitude was observed. This approximately 1V/ns maximum slew rate may be achieved by adding a simple RC filter into the $V_{\overline{DIS}}$ pin from a higher speed logic line. If extremely fast transition logic is used, a 2k Ω series resistor between the logic gate and the $V_{\overline{DIS}}$ input pin will provide adequate bandlimiting using just the parasitic input capacitance on the $V_{\overline{DIS}}$ pin while still ensuring adequate logic level swing.

THERMAL ANALYSIS

Due to the high output power capability of the OPA3691, heatsinking or forced airflow may be required under extreme operating conditions. Maximum desired junction temperature will set the maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 175°C. Operating junction temperature (T_J) is given by $T_A + P_D \cdot \theta_{JA}$. The total internal power dissipation (P_D) is the sum of quiescent power (P_{DQ}) and additional power dissipation in the output stage (P_{DL}) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part. P_{DL} will depend on the required output signal and load but would, for a grounded resistive load, be at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for equal bipolar supplies). Under this condition, $P_{DL} = V_S^2 / (4 \cdot R_L)$ where R_L includes feedback network loading.

Note that it is the power in the output stage and not into the load that determines internal power dissipation.

As a worst-case example, compute the maximum T_J using an OPA3691 SO-16 (see the circuit of Figure 1), operating at the maximum specified ambient temperature of +85°C with all three outputs driving a grounded 20 Ω load to +2.5V:

$$P_D = 10V \cdot 17.1mA + 3 \cdot [5^2 / (4 \cdot (20\Omega \parallel 804\Omega))] = 1.13W$$

$$\text{Maximum } T_J = +85^\circ\text{C} + (1.13 \cdot 100^\circ\text{C/W}) = 198^\circ\text{C}$$

This absolute worst-case condition exceeds specified maximum junction temperature. Normally this extreme case will not be encountered. Careful attention to internal power dissipation is required and perhaps airflow considered under extreme conditions.

BOARD LAYOUT GUIDELINES

Achieving optimum performance with a high-frequency amplifier like the OPA3691 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the noninverting input, it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.

b) Minimize the distance (< 0.25") from the power-supply pins to high-frequency 0.1 μF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections (on pins 4 and 7) should always be decoupled with these capacitors. An optional supply decoupling capacitor across the two power supplies (for bipolar operation) will improve 2nd-harmonic distortion performance. Larger (2.2 μF to 6.8 μF) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PCB.

c) Careful selection and placement of external components will preserve the high-frequency performance of the OPA3691. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal-film and carbon composition, axially leaded resistors can also provide good high-frequency performance. Again, keep their leads and PCB trace length as short as possible. Never use wirewound type resistors in a high-frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as noninverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. The

frequency response is primarily determined by the feedback resistor value as described previously. Increasing its value will reduce the bandwidth, while decreasing it will give a more peaked frequency response. The 402 Ω feedback resistor used in the typical performance specifications at a gain of +2 on $\pm 5V$ supplies is a good starting point for design. Note that a 453 Ω feedback resistor, rather than a direct short, is recommended for the unity-gain follower application. A current-feedback op amp requires a feedback resistor even in the unity-gain follower configuration to control stability.

d) Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R_S from the plot of *Recommended R_S vs Capacitive Load*. Low parasitic capacitive loads (< 5pF) may not need an R_S since the OPA3691 is nominally compensated to operate with a 2pF parasitic load. If a long trace is required, and the 6dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50 Ω environment is normally not necessary on board, and in fact, a higher impedance environment will improve distortion as shown in the *Distortion vs Load* plots. With a characteristic board trace impedance defined based on board material and trace dimensions, a matching series resistor into the trace from the output of the OPA3691 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. The high output voltage and current capability of the OPA3691 allows multiple destination devices to be handled as separate transmission lines, each with their own series and shunt terminations. If the 6dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the

trace as a capacitive load in this case and set the series resistor value as shown in the plot of *R_S vs Capacitive Load*. This will not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

e) Socketing a high-speed part like the OPA3691 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA3691 onto the board.

INPUT AND ESD PROTECTION

The OPA3691 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the Absolute Maximum Ratings table. All device pins have limited ESD protection using internal diodes to the power supplies as shown in Figure 15.




FIGURE 15. Internal ESD Protection.

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (for example, in systems with $\pm 15V$ supply parts driving into the OPA3691), current limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response.

Revision History

DATE	REVISION	PAGE	SECTION	DESCRIPTION
7/08	E	2	Abs Max Ratings	Changed Storage Temperature Range from -40°C to $+125\text{C}$ to -65°C to $+125\text{C}$.
		4, 5	Electrical Characteristics, Power Supply	Added minimum supply voltage.
2/07	D	8	Typical Characteristics	Changed <i>Closed-Loop Output Impedance vs Frequency</i> plot.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA3691ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA3691	Samples
OPA3691IDBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 3691	Samples
OPA3691IDBQT	ACTIVE	SSOP	DBQ	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 3691	Samples
OPA3691IDBQTG4	ACTIVE	SSOP	DBQ	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 3691	Samples
OPA3691IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA3691	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA3691IDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA3691IDBQT	SSOP	DBQ	16	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA3691IDBQR	SSOP	DBQ	16	2500	367.0	367.0	35.0
OPA3691IDBQT	SSOP	DBQ	16	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

DBQ 16


SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4073301-2/1




DBQ0016A

PACKAGE OUTLINE

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



4214846/A 03/2014

NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MO-137, variation AB.

EXAMPLE BOARD LAYOUT


DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:8X

4214846/A 03/2014

NOTES: (continued)



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




4040047-6/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 -  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 -  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View OPA3691IDBQT on WIN SOURCE](#)

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management