



**THE DATASHEET OF
MF10CCWM/NOPB**



MF10-N Universal Monolithic Dual Switched Capacitor Filter

Check for Samples: [MF10-N](#)

FEATURES

- **Easy to Use**
- **Clock to Center Frequency Ratio Accuracy $\pm 0.6\%$**
- **Filter Cutoff Frequency Stability Directly Dependent on External Clock Quality**
- **Low Sensitivity to External Component Variation**
- **Separate Highpass (or Notch or Allpass), Bandpass, Lowpass Outputs**
- **$f_o \times Q$ Range up to 200 kHz**
- **Operation up to 30 kHz**
- **20-pin 0.3" Wide PDIP Package**
- **20-pin Surface Mount (SOIC) Wide-Body Package**

DESCRIPTION


The MF10-N consists of 2 independent and extremely easy to use, general purpose CMOS active filter building blocks. Each block, together with an external clock and 3 to 4 resistors, can produce various 2nd order functions. Each building block has 3 output pins. One of the outputs can be configured to perform either an allpass, highpass or a notch function; the remaining 2 output pins perform lowpass and bandpass functions. The center frequency of the lowpass and bandpass 2nd order functions can be either directly dependent on the clock frequency, or they can depend on both clock frequency and external resistor ratios. The center frequency of the notch and allpass functions is directly dependent on the clock frequency, while the highpass center frequency depends on both resistor ratio and clock. Up to 4th order functions can be performed by cascading the two 2nd order building blocks of the MF10-N; higher than 4th order functions can be obtained by cascading MF10-N packages. Any of the classical filter configurations (such as Butterworth, Bessel, Causer and Chebyshev) can be formed.

For pin-compatible device with improved performance refer to LMF100 datasheet.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

System Block Diagram



Package in 20 pin molded wide body SOIC and 20 pin PDIP.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage ($V^+ - V^-$)	14V	
Voltage at Any Pin	$V^+ + 0.3V$	
	$V^- - 0.3V$	
Input Current at Any Pin ⁽³⁾	5 mA	
Package Input Current ⁽³⁾	20 mA	
Power Dissipation ⁽⁴⁾	500 mW	
Storage Temperature	150°C	
ESD Susceptibility ⁽⁵⁾	2000V	
Soldering Information	N Package: 10 sec	260°C
	Vapor Phase (60 Sec.)	215°C
	Infrared (15 Sec.)	220°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) When the input voltage (V_{IN}) at any pin exceeds the power supply rails ($V_{IN} < V^-$ or $V_{IN} > V^+$) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^\circ C$, and the typical junction-to-ambient thermal resistance of the MF10ACN/CCN when board mounted is $55^\circ C/W$. For the MF10AJ/CCJ, this number increases to $95^\circ C/W$ and for the MF10ACWM/CCWM this number is $66^\circ C/W$.
- (5) Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Operating Ratings⁽¹⁾

Temperature Range ($T_{MIN} \leq T_A \leq T_{MAX}$)	MF10ACN, MF10CCN, MF10CCWM	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$
---	----------------------------	--

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Electrical Characteristics

$V^+ = +5.00\text{V}$ and $V^- = -5.00\text{V}$ unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX}** ; all other limits $T_A = T_J = 25^\circ\text{C}$.

Symbol	Parameter		Conditions		MF10ACN, MF10CCN, MF10CCWM			Units	
					Typical ⁽¹⁾	Tested Limit ⁽²⁾	Design Limit ⁽³⁾		
$V^+ - V^-$	Supply Voltage	Min					9	V	
		Max					14		
I_S	Maximum Supply Current	Clock Applied to Pins 10 & 11 No Input Signal		8	12	12	mA		
f_O	Center Frequency Range	Min	$f_O \times Q < 200 \text{ kHz}$		0.1		0.2	Hz	
		Max		30		20	kHz		
f_{CLK}	Clock Frequency Range	Min			5.0		10	Hz	
		Max			1.5		1.0	MHz	
f_{CLK}/f_O	50:1 Clock to Center Frequency Ratio Deviation	MF10A	Q = 10, Mode 1	$V_{pin12} = 5\text{V}$ $f_{CLK} = 250 \text{ KHz}$	± 0.2	± 0.6	± 0.6	%	
		MF10C			± 0.2	± 1.5	± 1.5		
f_{CLK}/f_O	100:1 Clock to Center Frequency Ratio Deviation	MF10A	Q = 10, Mode 1	$V_{pin12} = 0\text{V}$ $f_{CLK} = 500 \text{ kHz}$	± 0.2	± 0.6	± 0.6	%	
		MF10C			± 0.2	± 1.5	± 1.5		
	Clock Feedthrough	Q = 10, Mode 1		10			mV		
	Q Error (MAX) ⁽⁴⁾	Q = 10, Mode 1		$V_{pin12} = 5\text{V}$ $f_{CLK} = 250 \text{ kHz}$	± 2	± 6	± 6	%	
					$V_{pin12} = 0\text{V}$ $f_{CLK} = 500 \text{ kHz}$	± 2	± 6		± 6
H_{OLP}	DC Lowpass Gain	Mode 1 R1 = R2 = 10k		0		± 0.2	± 0.2	dB	
V_{OS1}	DC Offset Voltage ⁽⁵⁾			± 5.0	± 20	± 20	mV		
V_{OS2}	DC Offset Voltage ⁽⁵⁾	Min	$V_{pin12} = +5\text{V}$ $(f_{CLK}/f_O = 50)$	$S_{A/B} = V^+$	-150	-185	-185	mV	
		Max							-85
		Min	$V_{pin12} = +5\text{V}$ $(f_{CLK}/f_O = 50)$	$S_{A/B} = V^-$	-70				mV
		Max							
V_{OS3}	DC Offset Voltage ⁽⁵⁾	Min	$V_{pin12} = +5\text{V}$ $(f_{CLK}/f_O = 50)$	All Modes	-70	-100	-100	mV	
		Max							-20
V_{OS2}	DC Offset Voltage ⁽⁵⁾	$V_{pin12} = 0\text{V}$ $(f_{CLK}/f_O = 100)$		$S_{A/B} = V^+$	-300			mV	
		$V_{pin12} = 0\text{V}$ $(f_{CLK}/f_O = 100)$		$S_{A/B} = V^-$	-140			mV	
V_{OS3}	DC Offset Voltage ⁽⁵⁾	$V_{pin12} = 0\text{V}$ $(f_{CLK}/f_O = 100)$		All Modes	-140			mV	
V_{OUT}	Minimum Output	BP, LP Pins	$R_L = 5\text{k}$		± 4.25	± 3.8	± 3.8	V	
	Voltage Swing	N/AP/HP Pin	$R_L = 3.5\text{k}$		± 4.25	± 3.8	± 3.8	V	
GBW	Op Amp Gain BW Product			2.5			MHz		
SR	Op Amp Slew Rate			7			V/ μs		

(1) Typicals are at 25°C and represent most likely parametric norm.

(2) Tested limits are ensured to AOQL (Average Outgoing Quality Level).

(3) Design limits are specified but not 100% tested. These limits are not used to calculate outgoing quality levels.

(4) The accuracy of the Q value is a function of the center frequency (f_O). This is illustrated in the curves under the heading "Typical Performance Characteristics".

(5) V_{OS1} , V_{OS2} , and V_{OS3} refer to the internal offsets as discussed in [OFFSET VOLTAGE](#).

Electrical Characteristics (continued)

$V^+ = +5.00V$ and $V^- = -5.00V$ unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX}** ; all other limits $T_A = T_J = 25^\circ C$.

Symbol	Parameter	Conditions	MF10ACN, MF10CCN, MF10CCWM			Units
			Typical ⁽¹⁾	Tested Limit ⁽²⁾	Design Limit ⁽³⁾	
	Dynamic Range ⁽⁶⁾	$V_{pin12} = +5V, (f_{CLK}/f_O = 50)$	83			dB
		$V_{pin12} = 0V, (f_{CLK}/f_O = 100)$	80			dB
I_{SC}	Maximum Output Short Circuit Current ⁽⁷⁾	Source	20			mA
		Sink	3.0			mA

(6) For $\pm 5V$ supplies the dynamic range is referenced to 2.82V rms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 200 μV rms for the MF10-N with a 50:1 CLK ratio and 280 μV rms for the MF10-N with a 100:1 CLK ratio.

(7) The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst case conditions.

Logic Input Characteristics

Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^\circ C$

Parameter		Conditions	MF10ACN, MF10CCN, MF10CCWM			Units
			Typical ⁽¹⁾	Tested Limit ⁽²⁾	Design Limit ⁽³⁾	
CMOS Clock Input Voltage	Min Logical "1"	$V^+ = +5V, V^- = -5V, V_{LSh} = 0V$		+3.0	+3.0	V
	Max Logical "0"			-3.0	-3.0	V
	Min Logical "1"	$V^+ = +10V, V^- = 0V, V_{LSh} = +5V$		+8.0	+8.0	V
	Max Logical "0"			+2.0	+2.0	V
TTL Clock Input Voltage	Min Logical "1"	$V^+ = +5V, V^- = -5V, V_{LSh} = 0V$		+2.0	+2.0	V
	Max Logical "0"			+0.8	+0.8	V
	Min Logical "1"	$V^+ = +10V, V^- = 0V, V_{LSh} = 0V$		+2.0	+2.0	V
	Max Logical "0"			+0.8	+0.8	V

(1) Typicals are at 25°C and represent most likely parametric norm.

(2) Tested limits are ensured to AOQL (Average Outgoing Quality Level).

(3) Design limits are specified but not 100% tested. These limits are not used to calculate outgoing quality levels.

Typical Performance Characteristics




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.

Typical Performance Characteristics (continued)




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.

Typical Performance Characteristics (continued)




Figure 13.




Figure 14.




Figure 15.




Figure 16.

PIN DESCRIPTIONS

- LP(1,20), BP(2,19), N/AP/HP(3,18)** The second order lowpass, bandpass and notch/allpass/highpass outputs. These outputs can typically sink 1.5 mA and source 3 mA. Each output typically swings to within 1V of each supply.
- INV(4,17)** The inverting input of the summing op-amp of each filter. These are high impedance inputs, but the non-inverting input is internally tied to AGND, making INV_A and INV_B behave like summing junctions (low impedance, current inputs).
- S1(5,16)** S1 is a signal input pin used in the allpass filter configurations (see modes 4 and 5). The pin should be driven with a source impedance of less than 1 k Ω . If S1 is not driven with a signal it should be tied to AGND (mid-supply).
- S_{A/B}(6)** This pin activates a switch that connects one of the inputs of each filter's second summer to either AGND ($S_{A/B}$ tied to V^-) or to the lowpass (LP) output ($S_{A/B}$ tied to V^+). This offers the flexibility needed for configuring the filter in its various modes of operation.
- V_A⁺(7), V_D⁺(8)** Analog positive supply and digital positive supply. These pins are internally connected through the IC substrate and therefore V_A^+ and V_D^+ should be derived from the same power supply source. They have been brought out separately so they can be bypassed by separate capacitors, if desired. They can be externally tied together and bypassed by a single capacitor.
- V_A⁻(14), V_D⁻(13)** Analog and digital negative supplies. The same comments as for V_A^+ and V_D^+ apply here.
- LSh(9)** Level shift pin; it accommodates various clock levels with dual or single supply operation. With dual $\pm 5V$ supplies, the MF10-N can be driven with CMOS clock levels ($\pm 5V$) and the LSh pin should be tied to the system ground. If the same supplies as above are used but only TTL clock levels, derived from 0V to +5V supply, are available, the LSh pin should be tied to the system ground. For single supply operation (0V and +10V) the V_A^- , V_D^- pins should be connected to the system ground, the AGND pin should be biased at +5V and the LSh pin should also be tied to the system ground for TTL clock levels. LSh should be biased at +5V for CMOS clock levels in 10V single-supply applications.
- CLKA(10), CLKB(11)** Clock inputs for each switched capacitor filter building block. They should both be of the same level (TTL or CMOS). The level shift (LSh) pin description discusses how to accommodate their levels. The duty cycle of the clock should be close to 50% especially when clock frequencies above 200 kHz are used. This allows the maximum time for the internal op-amps to settle, which yields optimum filter operation.
- 50/100/CL(12)** By tying this pin high a 50:1 clock-to-filter-center-frequency ratio is obtained. Tying this pin at mid-supplies (i.e. analog ground with dual supplies) allows the filter to operate at a 100:1 clock-to-center-frequency ratio. When the pin is tied low (i.e., negative supply with dual supplies), a simple current limiting circuit is triggered to limit the overall supply current down to about 2.5 mA. The filtering action is then aborted.
- AGND(15)** This is the analog ground pin. This pin should be connected to the system ground for dual supply operation or biased to mid-supply for single supply operation. For a further discussion of mid-supply biasing techniques see the [Applications Information](#). For optimum filter performance a "clean" ground must be provided.

Definition of Terms

- f_{CLK}**: the frequency of the external clock signal applied to pin 10 or 11.
- f₀**: center frequency of the second order function complex pole pair. f_0 is measured at the bandpass outputs of the MF10-N, and is the frequency of maximum bandpass gain ([Figure 17](#)).
- f_{notch}**: the frequency of minimum (ideally zero) gain at the notch outputs.
- f_z**: the center frequency of the second order complex zero pair, if any. If f_z is different from f_0 and if Q_z is high, it can be observed as the frequency of a notch at the allpass output ([Figure 26](#)).
- Q**: "quality factor" of the 2nd order filter. Q is measured at the bandpass outputs of the MF10-N and is equal to f_0 divided by the -3 dB bandwidth of the 2nd order bandpass filter ([Figure 17](#)). The value of Q determines the shape of the 2nd order filter responses as shown in [Figure 22](#).

Q_Z: the quality factor of the second order complex zero pair, if any. Q_Z is related to the allpass characteristic, which is written:

$$H_{AP}(s) = \frac{H_{OAP} \left(s^2 - \frac{s\omega_0}{Q_Z} + \omega_0^2 \right)}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2} \quad (1)$$

where Q_Z = Q for an all-pass response.

H_{OBP}: the gain (in V/V) of the bandpass output at f = f₀.


H_{OLP}: the gain (in V/V) of the lowpass output as f → 0 Hz ([Figure 18](#)).

H_{OHP}: the gain (in V/V) of the highpass output as f → f_{CLK}/2 ([Figure 19](#)).


H_{ON}: the gain (in V/V) of the notch output as f → 0 Hz and as f → f_{CLK}/2, when the notch filter has equal gain above and below the center frequency ([Figure 20](#)). When the low-frequency gain differs from the high-frequency gain, as in modes 2 and 3a ([Figure 27](#) and [Figure 24](#)), the two quantities below are used in place of H_{ON}.

H_{ON1}: the gain (in V/V) of the notch output as f → 0 Hz.

H_{ON2}: the gain (in V/V) of the notch output as f → f_{CLK}/2.



(a)



(b)

$$H_{BP}(s) = \frac{H_{OBP} \frac{\omega_O}{Q} s}{s^2 + \frac{s\omega_O}{Q} + \omega_O^2}$$


$$Q = \frac{f_o}{f_H - f_L}; \quad f_o = \sqrt{f_L f_H}$$

$$f_L = f_o \left(\frac{-1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^2 + 1} \right)$$


$$f_H = f_o \left(\frac{1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^2 + 1} \right)$$

$$\omega_O = 2\pi f_o$$

Figure 17. 2nd-Order Bandpass Response



(a)



(b)


$$H_{LP}(s) = \frac{H_{OLP}\omega_0^2}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$

$$f_c = f_0 \times \sqrt{\left(1 - \frac{1}{2Q^2}\right) + \sqrt{\left(1 - \frac{1}{2Q^2}\right)^2 + 1}}$$


$$f_p = f_0 \sqrt{1 - \frac{1}{2Q^2}}$$

$$H_{OP} = H_{OLP} \times \frac{1}{\frac{1}{Q} \sqrt{1 - \frac{1}{4Q^2}}}$$

Figure 18. 2nd-Order Low-Pass Response



(a)



(b)


$$H_{HP}(s) = \frac{H_{OHP}s^2}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$

$$f_c = f_0 \times \left[\sqrt{\left(1 - \frac{1}{2Q^2}\right)} + \sqrt{\left(1 - \frac{1}{2Q^2}\right)^2 + 1} \right]^{-1}$$


$$f_p = f_0 \times \left[\sqrt{1 - \frac{1}{2Q^2}} \right]^{-1}$$

$$H_{OP} = H_{OHP} \times \frac{1}{\frac{1}{Q} \sqrt{1 - \frac{1}{4Q^2}}}$$

Figure 19. 2nd-Order High-Pass Response



(a)



(b)


$$H_N(s) = \frac{H_{0N}(s^2 + \omega_0^2)}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$

$$Q = \frac{f_0}{f_H - f_L}; f_0 = \sqrt{f_L f_H}$$


$$f_L = f_0 \left(\frac{-1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^2 + 1} \right)$$

$$f_H = f_0 \left(\frac{1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^2 + 1} \right)$$

Figure 20. 2nd-Order Notch Response



(a)



(b)

$$H_{AP}(s) = \frac{H_{OAP} \left(s^2 - \frac{s\omega_0}{Q} + \omega_0^2 \right)}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$

Figure 21. 2nd-Order All-Pass Response




Figure 22. Response of various 2nd-order filters as a function of Q. Gains and center frequencies are normalized to unity.

Modes of Operation

The MF10-N is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain approach is appropriate. Since this is cumbersome, and since the MF10-N closely approximates continuous filters, the following discussion is based on the well known frequency domain. Each MF10-N can produce a full 2nd order function. See [Table 1](#) for a summary of the characteristics of the various modes.

MODE 1: Notch 1, Bandpass, Lowpass Outputs:

$$f_{\text{notch}} = f_0 \text{ (See Figure 23)} \quad (2)$$

f_0 = center frequency of the complex pole pair

$$= \frac{f_{\text{CLK}}}{100} \text{ or } \frac{f_{\text{CLK}}}{50} \quad (3)$$

f_{notch} = center frequency of the imaginary zero pair = f_0 .

$$H_{\text{OLP}} = \text{Lowpass gain (as } f \rightarrow 0) = -\frac{R_2}{R_1}$$

$$H_{\text{OBP}} = \text{Bandpass gain (at } f = f_0) = -\frac{R_3}{R_1}$$

$$H_{\text{ON}} = \text{Notch output gain as } \left. \begin{array}{l} f \rightarrow 0 \\ f \rightarrow f_{\text{CLK}}/2 \end{array} \right\} = \frac{-R_2}{R_1} \quad (4)$$

$$Q = \frac{f_0}{\text{BW}} = \frac{R_3}{R_2} \quad (5)$$

= quality factor of the complex pole pair

BW = the -3 dB bandwidth of the bandpass output.

Circuit dynamics:

$$H_{\text{OLP}} = \frac{H_{\text{OBP}}}{Q} \text{ or } H_{\text{OBP}} = H_{\text{OLP}} \times Q$$

$$= H_{\text{ON}} \times Q.$$

$$H_{\text{OLP(peak)}} \cong Q \times H_{\text{OLP}} \text{ (for high Q's)} \quad (6)$$

MODE 1a: Non-Inverting BP, LP (See Figure 24)

$$f_0 = \frac{f_{\text{CLK}}}{100} \text{ or } \frac{f_{\text{CLK}}}{50}$$

$$Q = \frac{R_3}{R_2}$$

$$H_{\text{OLP}} = -1; H_{\text{OLP(peak)}} \cong Q \times H_{\text{OLP}} \text{ (for high Q's)}$$

$$H_{\text{OBP}_1} = -\frac{R_3}{R_2}$$

$$H_{\text{OBP}_2} = 1 \text{ (Non-Inverting)}$$

$$\text{Circuit Dynamics: } H_{\text{OBP}_1} = Q \quad (7)$$




Figure 23. MODE 1

V_{IN} should be driven from a low impedance (<1 k Ω) source.




Figure 24. MODE 1a

MODE 2: Notch 2, Bandpass, Lowpass: $f_{\text{notch}} < f_0$ (See Figure 25)

$$\begin{aligned}
 f_0 &= \text{center frequency} \\
 &= \frac{f_{\text{CLK}}}{100} \sqrt{\frac{R2}{R4} + 1} \text{ or } \frac{f_{\text{CLK}}}{50} \sqrt{\frac{R2}{R4} + 1} \\
 f_{\text{notch}} &= \frac{f_{\text{CLK}}}{100} \text{ or } \frac{f_{\text{CLK}}}{50} \\
 Q &= \text{quality factor of the complex pole pair} \\
 &= \frac{\sqrt{R2/R4 + 1}}{R2/R3} \\
 H_{\text{OLP}} &= \text{Lowpass output gain (as } f \rightarrow 0) \\
 &= -\frac{R2/R1}{R2/R4 + 1} \\
 H_{\text{OBP}} &= \text{Bandpass output gain (at } f = f_0) = -R3/R1 \\
 H_{\text{ON}_1} &= \text{Notch output gain (as } f \rightarrow 0) \\
 &= -\frac{R2/R1}{R2/R4 + 1} \\
 H_{\text{ON}_2} &= \text{Notch output gain (as } f \rightarrow \frac{f_{\text{CLK}}}{2}) = -R2/R1 \\
 \text{Filter dynamics: } H_{\text{OBP}} &= Q \sqrt{H_{\text{OLP}} H_{\text{ON}_2}} = \sqrt{H_{\text{ON}_1} H_{\text{ON}_2}}
 \end{aligned}$$

(8)

MODE 3: Highpass, Bandpass, Lowpass Outputs (See Figure 26)

$$\begin{aligned}
 f_0 &= \frac{f_{\text{CLK}}}{100} \times \sqrt{\frac{R2}{R4}} \text{ or } \frac{f_{\text{CLK}}}{50} \times \sqrt{\frac{R2}{R4}} \\
 Q &= \text{quality factor of the complex pole pair} \\
 &= \sqrt{\frac{R2}{R4}} \times \frac{R3}{R2} \\
 H_{\text{OHP}} &= \text{Highpass Gain (as } f \rightarrow \frac{f_{\text{CLK}}}{2}) = -\frac{R2}{R1} \\
 H_{\text{OBP}} &= \text{Lowpass Gain (at } f = f_0) = -\frac{R3}{R1} \\
 H_{\text{OLP}} &= \text{Lowpass Gain (as } f \rightarrow 0) = -\frac{R4}{R1} \\
 \text{Circuit dynamics: } \frac{R2}{R4} &= \frac{H_{\text{OHP}}}{H_{\text{OLP}}} \\
 H_{\text{OBP}} &= \sqrt{H_{\text{OHP}} \times H_{\text{OLP}}} \times Q \\
 H_{\text{OLP(peak)}} &\cong Q \times H_{\text{OLP}} \text{ (for high } Q\text{'s)} \\
 H_{\text{OHP(peak)}} &\cong Q \times H_{\text{OHP}} \text{ (for high } Q\text{'s)}
 \end{aligned}$$

(9)





Figure 25. MODE 2



*In Mode 3, the feedback loop is closed around the input summing amplifier; the finite GBW product of this op amp causes a slight Q enhancement. If this is a problem, connect a small capacitor (10 pF – 100 pF) across R4 to provide some phase lead.

Figure 26. MODE 3

MODE 3a: HP, BP, LP and Notch with External Op Amp (See Figure 27)

$$f_o = \frac{f_{CLK}}{100} \times \sqrt{\frac{R_2}{R_4}} \text{ or } \frac{f_{CLK}}{50} \times \sqrt{\frac{R_2}{R_4}}$$

$$Q = \sqrt{\frac{R_2}{R_4}} \times \frac{R_3}{R_2}$$

$$H_{OHP} = -\frac{R_2}{R_1}$$

$$H_{OBP} = -\frac{R_3}{R_1}$$

$$H_{OLP} = -\frac{R_4}{R_1}$$

$$f_n = \text{notch frequency} = \frac{f_{CLK}}{100} \sqrt{\frac{R_h}{R_l}} \text{ or } \frac{f_{CLK}}{50} \sqrt{\frac{R_h}{R_l}}$$

H_{ON} = gain of notch at

$$f = f_o = \left\| \left| Q \left(\frac{R_g}{R_l} H_{OLP} - \frac{R_g}{R_h} H_{OHP} \right) \right| \right\|$$

$$H_{n1} = \text{gain of notch (as } f \rightarrow 0) = \frac{R_g}{R_l} \times H_{OLP}$$

$$H_{n2} = \text{gain of notch (as } f \rightarrow \frac{f_{CLK}}{2}) \\ = -\frac{R_g}{R_h} \times H_{OHP}$$

(10)

MODE 4: Allpass, Bandpass, Lowpass Outputs (See Figure 28)

f_o = center frequency

$$= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$$

f_z^* = center frequency of the complex zero $\approx f_o$

$$Q = \frac{f_o}{BW} = \frac{R_3}{R_2}$$

$$Q_z = \text{quality factor of complex zero pair} = \frac{R_3}{R_1}$$

For AP output make $R_1 = R_2$

$$H_{OAP}^* = \text{Allpass gain (at } 0 < f < \frac{f_{CLK}}{2}) = -\frac{R_2}{R_1} = -1$$

H_{OLP} = Lowpass gain (as $f \rightarrow 0$)

$$= -\left(\frac{R_2}{R_1} + 1\right) = -2$$

H_{OBP} = Bandpass gain (at $f = f_o$)

$$= -\frac{R_3}{R_2} \left(1 + \frac{R_2}{R_1}\right) = -2 \left(\frac{R_3}{R_2}\right)$$

Circuit Dynamics: $H_{OBP} = (H_{OLP}) \times Q = (H_{OAP} + 1)Q$

(11)

*Due to the sampled data nature of the filter, a slight mismatch of f_z and f_o occurs causing a 0.4 dB peaking around f_o of the allpass filter amplitude response (which theoretically should be a straight line). If this is unacceptable, Mode 5 is recommended.




Figure 27. MODE 3a




Figure 28. MODE 4

MODE 5: Numerator Complex Zeros, BP, LP (See Figure 29)

$$f_o = \sqrt{1 + \frac{R2}{R4}} \times \frac{f_{CLK}}{100} \text{ or } \sqrt{1 + \frac{R2}{R4}} \times \frac{f_{CLK}}{50}$$

$$f_z = \sqrt{1 - \frac{R2}{R4}} \times \frac{f_{CLK}}{100} \text{ or } \sqrt{1 - \frac{R1}{R4}} \times \frac{f_{CLK}}{50}$$

$$Q = \sqrt{1 + R2/R4} \times \frac{R3}{R2}$$

$$Q_z = \sqrt{1 - R1/R4} \times \frac{R3}{R1}$$

H_{0z1} = gain at C.Z. output (as $f \rightarrow 0$ Hz)

$$\frac{-R2(R4 - R1)}{R1(R2 + R4)}$$

H_{0z2} = gain at C.Z. output (as $f \rightarrow \frac{f_{CLK}}{2}$) = $\frac{-R2}{R1}$

$$H_{OBP} = -\left(\frac{R2}{R1} + 1\right) \times \frac{R3}{R2}$$

$$H_{OLP} = -\left(\frac{R2 + R1}{R2 + R4}\right) \times \frac{R4}{R1}$$

(12)

MODE 6a: Single Pole, HP, LP Filter (See Figure 30)

$$f_c = \text{cutoff frequency of LP or HP output}$$

$$= \frac{R_2}{R_3} \frac{f_{CLK}}{100} \text{ or } \frac{R_2}{R_3} \frac{f_{CLK}}{50}$$

$$H_{OLP} = -\frac{R_3}{R_1}$$

$$H_{OHP} = -\frac{R_2}{R_1}$$

(13)

MODE 6b: Single Pole LP Filter (Inverting and Non-Inverting) (See Figure 31)

$$f_c = \text{cutoff frequency of LP outputs}$$

$$\cong \frac{R_2}{R_3} \frac{f_{CLK}}{100} \text{ or } \frac{R_2}{R_3} \frac{f_{CLK}}{50}$$

$$H_{OLP1} = 1 \text{ (non-inverting)}$$

$$H_{OLP2} = -\frac{R_3}{R_2}$$

(14)




Figure 29. MODE 5




Figure 30. MODE 6a




Figure 31. MODE 6b

Table 1. Summary of Modes. Realizable filter types (e.g. low-pass) denoted by asterisks. Unless otherwise noted, gains of various filter outputs are inverting and adjustable by resistor ratios.

Mode	BP	LP	HP	N	AP	Number of Resistors	Adjustable f_{CLK}/f_O	Notes
1	*	*		*		3	No	
1a	$H_{OBP1} = -Q$ $H_{OBP2} = +1$	$H_{OLP} + 1$				2	No	May need input buffer. Poor dynamics for high Q.
2	*	*		*		3	Yes (above $f_{CLK}/50$ or $f_{CLK}/100$)	
3	*	*	*			4	Yes	Universal State-Variable Filter. Best general-purpose mode.
3a	*	*	*	*		7	Yes	As above, but also includes resistor-tuneable notch.
4	*	*			*	3	No	Gives Allpass response with $H_{OAP} = -1$ and $H_{OLP} = -2$.
5	*	*			*	4		Gives flatter allpass response than above if $R_1 = R_2 = 0.02R_4$.
6a		*	*			3		Single pole.
6b		$H_{OLP1} = +1$ $H_{OLP2} = -R3/R2$				2		Single pole.

APPLICATIONS INFORMATION

The MF10-N is a general-purpose dual second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input (f_{CLK}). By connecting pin 12 to the appropriate DC voltage, the filter center frequency f_0 can be made equal to either $f_{\text{CLK}}/100$ or $f_{\text{CLK}}/50$. f_0 can be very accurately set (within $\pm 6\%$) by using a crystal clock oscillator, or can be easily varied over a wide frequency range by adjusting the clock frequency. If desired, the f_{CLK}/f_0 ratio can be altered by external resistors as in [Figure 25](#), [Figure 26](#), [Figure 27](#), [Figure 29](#), [Figure 30](#), and [Figure 31](#). The filter Q and gain are determined by external resistors.

All of the five second-order filter types can be built using either section of the MF10-N. These are illustrated in [Figure 17](#) through [Figure 21](#) along with their transfer functions and some related equations. [Figure 22](#) shows the effect of Q on the shapes of these curves. When filter orders greater than two are desired, two or more MF10-N sections can be cascaded.

DESIGN EXAMPLE

In order to design a second-order filter section using the MF10-N, we must define the necessary values of three parameters: f_0 , the filter section's center frequency; H_0 , the passband gain; and the filter's Q. These are determined by the characteristics required of the filter being designed.

As an example, let's assume that a system requires a fourth-order Chebyshev low-pass filter with 1 dB ripple, unity gain at DC, and 1000 Hz cutoff frequency. As the system order is four, it is realizable using both second-order sections of an MF10-N. Many filter design texts include tables that list the characteristics (f_0 and Q) of each of the second-order filter sections needed to synthesize a given higher-order filter. For the Chebyshev filter defined above, such a table yields the following characteristics:

$$f_{0A} = 529 \text{ Hz } Q_A = 0.785$$

$$f_{0B} = 993 \text{ Hz } Q_B = 3.559$$

For unity gain at DC, we also specify:

$$H_{0A} = 1$$

$$H_{0B} = 1$$

The desired clock-to-cutoff-frequency ratio for the overall filter of this example is 100 and a 100 kHz clock signal is available. Note that the required center frequencies for the two second-order sections will not be obtainable with clock-to-center-frequency ratios of 50 or 100. It will be necessary to adjust

$$\frac{f_{\text{CLK}}}{f_0} \tag{15}$$

externally. From [Table 1](#), we see that Mode 3 can be used to produce a low-pass filter with resistor-adjustable center frequency.

In most filter designs involving multiple second-order stages, it is best to place the stages with lower Q values ahead of stages with higher Q, especially when the higher Q is greater than 0.707. This is due to the higher relative gain at the center frequency of a higher-Q stage. Placing a stage with lower Q ahead of a higher-Q stage will provide some attenuation at the center frequency and thus help avoid clipping of signals near this frequency. For this example, stage A has the lower Q (0.785) so it will be placed ahead of the other stage.

For the first section, we begin the design by choosing a convenient value for the input resistance: $R_{1A} = 20\text{k}$. The absolute value of the passband gain H_{OLPA} is made equal to 1 by choosing R_{4A} such that: $R_{4A} = -H_{\text{OLPA}}R_{1A} = R_{1A} = 20\text{k}$. If the 50/100/CL pin is connected to mid-supply for nominal 100:1 clock-to-center-frequency ratio, we find R_{2A} by:

$$R_{2A} = R_{4A} \frac{f_{0A}^2}{(f_{\text{CLK}}/100)^2} = 2 \times 10^4 \times \frac{(529)^2}{(1000)^2} = 5.6\text{k} \text{ and}$$

$$R_{3A} = Q_A \sqrt{R_{2A}R_{4A}} = 0.785 \sqrt{5.6 \times 10^3 \times 2 \times 10^4} = 8.3\text{k} \tag{16}$$

The resistors for the second section are found in a similar fashion:

$$\begin{aligned}
 R_{1B} &= 20k \\
 R_{4B} &= R_{1B} = 20k \\
 R_{2B} &= R_{4B} \frac{f_{0B}^2}{(f_{CLK}/100)^2} = 20k \frac{(993)^2}{(1000)^2} = 19.7k \\
 R_{3B} &= Q_B \sqrt{R_{2B}R_{4B}} = 3.559\sqrt{1.97 \times 10^4 \times 2 \times 10^4} = 70.6k
 \end{aligned}
 \tag{17}$$

The complete circuit is shown in Figure 32 for split $\pm 5V$ power supplies. Supply bypass capacitors are highly recommended.




Figure 32. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. $\pm 5V$ Power Supply. 0V–5V TTL or –5V $\pm 5V$ CMOS Logic Levels.




Figure 33. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. Single +10V Power Supply. 0V–5V TTL Logic Levels. Input Signals Should be Referred to Half-Supply or Applied through a Coupling Capacitor.




Figure 34. Three Ways of Generating $V^+/2$ for Single-Supply Operation

SINGLE SUPPLY OPERATION

The MF10-N can also operate with a single-ended power supply. Figure 33 shows the example filter with a single-ended power supply. V_{A^+} and V_{D^+} are again connected to the positive power supply (8V to 14V), and V_{A^-} and V_{D^-} are connected to ground. The A_{GND} pin must be tied to $V^+/2$ for single supply operation. This half-supply point should be very “clean”, as any noise appearing on it will be treated as an input to the filter. It can be derived from the supply voltage with a pair of resistors and a bypass capacitor (See Figure 34), or a low-impedance half-supply voltage can be made using a three-terminal voltage regulator or an operational amplifier (See Figure 34 and Figure 34). The passive resistor divider with a bypass capacitor is sufficient for many applications, provided that the time constant is long enough to reject any power supply noise. It is also important that the half-supply reference present a low impedance to the clock frequency, so at very low clock frequencies the regulator or op-amp approaches may be preferable because they will require smaller capacitors to filter the clock frequency. The main power supply voltage should be clean (preferably regulated) and bypassed with 0.1 μ F.

DYNAMIC CONSIDERATIONS

The maximum signal handling capability of the MF10-N, like that of any active filter, is limited by the power supply voltages used. The amplifiers in the MF10-N are able to swing to within about 1V of the supplies, so the input signals must be kept small enough that none of the outputs will exceed these limits. If the MF10-N is operating on ± 5 V, for example, the outputs will clip at about $8 V_{p-p}$. The maximum input voltage multiplied by the filter gain should therefore be less than $8 V_{p-p}$.

Note that if the filter Q is high, the gain at the lowpass or highpass outputs will be much greater than the nominal filter gain (Figure 22). As an example, a lowpass filter with a Q of 10 will have a 20 dB peak in its amplitude response at f_O . If the nominal gain of the filter H_{OLP} is equal to 1, the gain at f_O will be 10. The maximum input signal at f_O must therefore be less than $800 mV_{p-p}$ when the circuit is operated on ± 5 V supplies.

Also note that one output can have a reasonable small voltage on it while another is saturated. This is most likely for a circuit such as the notch in Mode 1 (Figure 23). The notch output will be very small at f_O , so it might appear safe to apply a large signal to the input. However, the bandpass will have its maximum gain at f_O and can clip if overdriven. If one output clips, the performance at the other outputs will be degraded, so avoid overdriving any filter section, even ones whose outputs are not being directly used. Accompanying Figure 23 through Figure 31 are equations labeled “circuit dynamics”, which relate the Q and the gains at the various outputs. These should be consulted to determine peak circuit gains and maximum allowable signals for a given application.

OFFSET VOLTAGE

The MF10-N's switched capacitor integrators have a higher equivalent input offset voltage than would be found in a typical continuous-time active filter integrator. Figure 35 shows an equivalent circuit of the MF10-N from which the output DC offsets can be calculated. Typical values for these offsets with $S_{A/B}$ tied to V^+ are:

V_{os1} = opamp offset = ± 5 mV	
V_{os2} = -150 mV @ 50:1	-300 mV @ 100:1
V_{os3} = -70 mV @ 50:1	-140 mV @ 100:1

When $S_{A/B}$ is tied to V^- , V_{OS2} will approximately halve. The DC offset at the BP output is equal to the input offset of the lowpass integrator (V_{OS3}). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions.

Mode 1 and Mode 4

$$V_{OS(N)} = V_{OS1} \left(\frac{1}{Q} + 1 \parallel H_{OLP} \right) - \frac{V_{OS3}}{Q}$$

$$V_{OS(BP)} = V_{OS3}$$

$$V_{OS(LP)} = V_{OS(N)} - V_{OS2}$$

Mode 1a

$$V_{OS(N.INV.BP)} = \left(1 + \frac{1}{Q} \right) V_{OS1} - \frac{V_{OS3}}{Q}$$

$$V_{OS(INV.BP)} = V_{OS3}$$

$$V_{OS(LP)} = V_{OS(N.INV.BP)} - V_{OS2}$$

(18)

Mode 2 and Mode 5

$$V_{OS(N)} = \left(\frac{R2}{R_p} + 1 \right) V_{OS1} \times \frac{1}{1 + R2/R4} + V_{OS2} \frac{1}{1 + R4/R2} - \frac{V_{OS3}}{Q \sqrt{1 + R2/R4}}$$

$$R_p = R1 // R3 // R4$$

$$V_{OS(BP)} = V_{OS3}$$

$$V_{OS(LP)} = V_{OS(N)} - V_{OS2}$$

Mode 3

$$V_{OS(HP)} = V_{OS2}$$

$$V_{OS(BP)} = V_{OS3}$$

$$V_{OS(LP)} = V_{OS1} \left[1 + \frac{R4}{R_p} \right] - V_{OS2} \left(\frac{R4}{R2} \right)$$

$$-V_{OS3} \left(\frac{R4}{R3} \right)$$

$$R_p = R1 // R2 // R3$$

(19)




Figure 35. MF10-N Offset Voltage Sources




Figure 36. Method for Trimming V_{OS}

For most applications, the outputs are AC coupled and DC offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower AC signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change f_O and Q . When operating in Mode 3, offsets can become excessively large if R_2 and R_4 are used to make f_{CLK}/f_O significantly higher than the nominal value, especially if Q is also high. An extreme example is a bandpass filter having unity gain, a Q of 20, and $f_{CLK}/f_O = 250$ with pin 12 tied to ground (100:1 nominal). R_4/R_2 will therefore be equal to 6.25 and the offset voltage at the lowpass output will be about +1V. Where necessary, the offset voltage can be adjusted by using the circuit of Figure 36. This allows adjustment of V_{OS1} , which will have varying effects on the different outputs as described in the above equations. Some outputs cannot be adjusted this way in some modes, however ($V_{OS(BP)}$ in modes 1a and 3, for example).

SAMPLED DATA SYSTEM CONSIDERATIONS

The MF10-N is a sampled data filter, and as such, differs in many ways from conventional continuous-time filters. An important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The MF10-N's sampling frequency is the same as its clock frequency.) If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is $f_s/2 + 100$ Hz will cause the system to respond as though the input frequency was $f_s/2 - 100$ Hz. This phenomenon is known as "aliasing", and can be reduced or eliminated by limiting the input signal spectrum to less than $f_s/2$. This may in some cases require the use of a bandwidth-limiting filter ahead of the MF10-N to limit the input spectrum. However, since the clock frequency is much higher than the center frequency, this will often not be necessary.

Another characteristic of sampled-data circuits is that the output signal changes amplitude once every sampling period, resulting in "steps" in the output voltage which occur at the clock rate (Figure 37). If necessary, these can be "smoothed" with a simple R–C low-pass filter at the MF10-N output.

The ratio of f_{CLK} to f_C (normally either 50:1 or 100:1) will also affect performance. A ratio of 100:1 will reduce any aliasing problems and is usually recommended for wideband input signals. In noise sensitive applications, however, a ratio of 50:1 may be better as it will result in 3 dB lower output noise. The 50:1 ratio also results in lower DC offset voltages, as discussed in [OFFSET VOLTAGE](#).

The accuracy of the f_{CLK}/f_O ratio is dependent on the value of Q . This is illustrated in [Typical Performance Characteristics](#). As Q is changed, the true value of the ratio changes as well. Unless the Q is low, the error in f_{CLK}/f_O will be small. If the error is too large for a specific application, use a mode that allows adjustment of the ratio with external resistors.

It should also be noted that the product of Q and f_O should be limited to 300 kHz when $f_O < 5$ kHz, and to 200 kHz for $f_O > 5$ kHz.





Figure 37. The Sampled-Data Output Waveform

Connection Diagram



**Figure 38. SOIC and PDIP Packages (Top View)
See Package Numbers DW and NFH0020A**

REVISION HISTORY

Changes from Revision B (April 2013) to Revision C	Page
• Changed layout of National Data Sheet to TI format	27

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MF100CCM	NRND	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70	MF100CCM	
MF100CCWM	NRND	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70	MF100CCWM	
MF10CCN	NRND	PDIP	NFH	20	18	TBD	Call TI	Call TI	0 to 70	MF10CCN	
MF10CCN/NOPB	ACTIVE	PDIP	NFH	20	18	Pb-Free (RoHS)	CU SN	Level-1-NA-UNLIM	0 to 70	MF10CCN	Samples
MF10CCWM/NOPB	ACTIVE	SOIC	DW	20	36	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 70	MF10CCWM	Samples
MF10CCWMX	NRND	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70	MF10CCWM	
MF10CCWMX/NOPB	ACTIVE	SOIC	DW	20	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 70	MF10CCWM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MF10CCWMX/NOPB	SOIC	DW	20	1000	330.0	24.4	10.9	13.3	3.25	12.0	24.0	Q1


TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MF10CCWMX/NOPB	SOIC	DW	20	1000	367.0	367.0	45.0



N0020A



OPTION 1



OPTION 2



N20A (Rev G)

EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View MF10CCWM/NOPB on WIN SOURCE](#)
- ⊖ [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management