



# THE DATASHEET OF MAX202ID



## MAX202 5-V Dual RS-232 Line Driver and Receiver With $\pm 15$ -kV ESD Protection

### 1 Features

- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- ESD Protection for RS-232 Bus Pins:  $\pm 15$ -kV Human-Body Model
- Operates at 5-V  $V_{CC}$  Supply
- Operates Up to 120 kbit/s
- Two Drivers and Two Receivers
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

### 2 Applications

- Battery-Powered Systems
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

### 3 Description


The MAX202 device consists of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm 15$ -kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 5-V supply. The device operates at data signaling rates up to 120 kbit/s and a maximum of 30-V/ $\mu$ s driver output slew rate.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
MAX202CD MAX202ID	SOIC (16)	9.90 mm x 3.91 mm
MAX202CDW MAX202IDW	SOIC WIDE (16)	10.30 mm x 7.50 mm
MAX202CPW MAX202IPW	TSSOP (16)	5.00 mm x 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Block Diagram



Copyright © 2016, Texas Instruments Incorporated



## Table of Contents


<b>1 Features</b> .....	<b>1</b>	8.3 Feature Description .....	<b>8</b>
<b>2 Applications</b> .....	<b>1</b>	8.4 Device Functional Modes .....	<b>8</b>
<b>3 Description</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>10</b>
<b>4 Revision History</b> .....	<b>2</b>	9.1 Application Information .....	<b>10</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	9.2 Typical Application .....	<b>10</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Power Supply Recommendations</b> .....	<b>13</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	<b>11 Layout</b> .....	<b>13</b>
6.2 ESD Ratings .....	<b>4</b>	11.1 Layout Guidelines .....	<b>13</b>
6.3 Recommended Operating Conditions .....	<b>4</b>	11.2 Layout Example .....	<b>13</b>
6.4 Thermal Information .....	<b>4</b>	<b>12 Device and Documentation Support</b> .....	<b>14</b>
6.5 Electrical Characteristics .....	<b>5</b>	12.1 Receiving Notification of Documentation Updates .....	<b>14</b>
6.6 Switching Characteristics .....	<b>5</b>	12.2 Community Resources .....	<b>14</b>
6.7 Typical Characteristics .....	<b>6</b>	12.3 Trademarks .....	<b>14</b>
<b>7 Parameter Measurement Information</b> .....	<b>7</b>	12.4 Electrostatic Discharge Caution .....	<b>14</b>
<b>8 Detailed Description</b> .....	<b>8</b>	12.5 Glossary .....	<b>14</b>
8.1 Overview .....	<b>8</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>14</b>
8.2 Functional Block Diagram .....	<b>8</b>		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision E (April 2007) to Revision F</b>	<b>Page</b>
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	<b>1</b>
• Removed the <i>Ordering Information</i> table; see POA at the end of the data sheet .....	<b>1</b>
• Changed values in the <i>Thermal Information</i> table to align with JEDEC standards .....	<b>4</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	C1+	—	Positive lead of C1 capacitor
2	V+	O	Positive charge pump output for storage capacitor only
3	C1-	—	Negative lead of C1 capacitor
4	C2+	—	Positive lead of C2 capacitor
5	C2-	—	Negative lead of C2 capacitor
6	V-	O	Negative charge pump output for storage capacitor only
7	DOUT2	O	RS-232 line data output (to remote RS-232 system)
8	RIN2	I	RS-232 line data input (from remote RS-232 system)
9	ROUT2	O	Logic data output (to UART)
10	DIN2	I	Logic data input (from UART)
11	DIN1	I	Logic data input (from UART)
12	ROUT1	O	Logic data output (to UART)
13	RIN1	I	RS-232 line data input (from remote RS-232 system)
14	DOUT1	O	RS-232 line data output (to remote RS-232 system)
15	GND	—	Ground
16	V <sub>CC</sub>	—	Supply voltage, connect to external 5-V power supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_{CC}$ <sup>(2)</sup>		-0.3	6	V
Positive charge pump voltage, $V_+$ <sup>(2)</sup>		$V_{CC} - 0.3$	14	V
Negative charge pump voltage, $V_-$ <sup>(2)</sup>		-14	0.3	V
Input voltage, $V_I$	Drivers	-0.3	$V_+ + 0.3$	V
	Receivers		$\pm 30$	
Output voltage, $V_O$	Drivers	$V_- - 0.3$	$V_+ + 0.3$	V
	Receivers	-0.3	$V_{CC} + 0.3$	
Short-circuit duration, $D_{OUT}$		Continuous		
Operating junction temperature, $T_J$			150	°C
Storage temperature, $T_{stg}$		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network GND.

### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Pins 7, 8, 13, and 14	$\pm 15000$	V
		All other pins	$\pm 2000$	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		$\pm 1500$	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted<sup>(1)</sup>; see [Figure 10](#))

		MIN	NOM	MAX	UNIT
Supply voltage		4.5	5	5.5	V
$V_{IH}$	Driver high-level input voltage ( $D_{IN}$ )	2			V
$V_{IL}$	Driver low-level input voltage ( $D_{IN}$ )			0.8	V
$V_I$	Driver input voltage ( $D_{IN}$ )	0		5.5	V
	Receiver input voltage	-30		30	
$T_A$	Operating free-air temperature	MAX202C		70	°C
		MAX202I	-40	85	

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		MAX202			UNIT
		D (SOIC)	DW (SOIC)	PW (TSSOP)	
		16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	76.2	76.8	101	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.8	39.6	36.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	33.9	41.5	45.9	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	6.7	12.6	2.7	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	33.6	40.9	45.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted; see [Figure 10](#))<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
$I_{CC}$	Supply current	No load, $V_{CC} = 5\text{ V}$		8	15	mA
<b>DRIVER SECTION</b>						
$V_{OH}$	High-level output voltage	$D_{OUT}$ at $R_L = 3\text{ k}\Omega$ to GND, $D_{IN} = \text{GND}$	5	9		V
$V_{OL}$	Low-level output voltage	$D_{OUT}$ at $R_L = 3\text{ k}\Omega$ to GND, $D_{IN} = V_{CC}$	-5	-9		V
$I_{IH}$	High-level input current	$V_I = V_{CC}$		0	200	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I$ at 0 V		0	-200	$\mu\text{A}$
$I_{OS}$ <sup>(3)</sup>	Short-circuit output current	$V_{CC} = 5.5\text{ V}$ , $V_O = 0\text{ V}$		$\pm 10$	$\pm 60$	mA
$r_O$	Output resistance	$V_{CC}$ , $V+$ , and $V- = 0\text{ V}$ , $V_O = \pm 2\text{ V}$	300			$\Omega$
<b>RECEIVER SECTION</b>						
$V_{OH}$	High-level output voltage	$I_{OH} = -1\text{ mA}$	3.5	$V_{CC} - 0.4$		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 1.6\text{ mA}$			0.4	V
$V_{IT+}$	Positive-going input threshold voltage	$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		1.7	2.4	V
$V_{IT-}$	Negative-going input threshold voltage	$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$	0.8	1.2		V
$V_{hys}$	Input hysteresis ( $V_{IT+} - V_{IT-}$ )		0.2	0.5	1	V
$r_i$	Input resistance	$V_I = \pm 3\text{ V}$ to $\pm 25\text{ V}$	3	5	7	k $\Omega$

(1) Test conditions are  $C1-C4 = 0.1\text{ }\mu\text{F}$  at  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .

(2) All typical values are at  $V_{CC} = 5\text{ V}$ , and  $T_A = 25^\circ\text{C}$ .

(3) Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

## 6.6 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted; see [Figure 10](#))<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
<b>DRIVER SECTION</b>						
	Maximum data rate	$C_L = 50\text{ pF}$ to $1000\text{ pF}$ , $R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ one $D_{OUT}$ switching, see <a href="#">Figure 6</a>	120			kbit/s
$t_{PLH(D)}$	Propagation delay time, low- to high-level output	$C_L = 2500\text{ pF}$ , $R_L = 3\text{ k}\Omega$ , all drivers loaded, see <a href="#">Figure 6</a>		2		$\mu\text{s}$
$t_{PHL(D)}$	Propagation delay time, high- to low-level output	$C_L = 2500\text{ pF}$ , $R_L = 3\text{ k}\Omega$ , all drivers loaded, see <a href="#">Figure 6</a>		2		$\mu\text{s}$
$t_{sk(p)}$	Pulse skew <sup>(3)</sup>	$C_L = 150$ to $2500\text{ pF}$ , $R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ , see <a href="#">Figure 7</a>		300		ns
SR(tr)	Slew rate, transition region	$C_L = 50$ to $1000\text{ pF}$ , $R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ , $V_{CC} = 5\text{ V}$ , see <a href="#">Figure 6</a>	3	6	30	V/ $\mu\text{s}$
<b>RECEIVER SECTION (SEE <a href="#">Figure 8</a>)</b>						
$t_{PLH(R)}$	Propagation delay time, low- to high-level output	$C_L = 150\text{ pF}$		0.5	10	$\mu\text{s}$
$t_{PHL(R)}$	Propagation delay time, high- to low-level output	$C_L = 150\text{ pF}$		0.5	10	$\mu\text{s}$
$t_{sk(p)}$	Pulse skew <sup>(3)</sup>	$C_L = 150\text{ pF}$		300		ns

(1) Test conditions are  $C1-C4 = 0.1\text{ }\mu\text{F}$  at  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .

(2) All typical values are at  $V_{CC} = 5\text{ V}$ , and  $T_A = 25^\circ\text{C}$ .

(3) Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

### 6.7 Typical Characteristics

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 1. Receiver VOL vs Output Current

D001




Figure 2. Receiver VOH vs Output Current

D002




Figure 3. Driver VOL vs Output Current

D003




Figure 4. Driver VOH vs Output Current

D004





Figure 5. Driver and Receiver Loopback Waveforms


D005

## 7 Parameter Measurement Information




- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 120 kbit/s,  $Z_O = 50\ \Omega$ , 50% duty cycle,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ .

Figure 6. Driver Slew Rate



- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 120 kbit/s,  $Z_O = 50\ \Omega$ , 50% duty cycle,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ .

Figure 7. Driver Pulse Skew



- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_O = 50\ \Omega$ , 50% duty cycle,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ .


Figure 8. Receiver Propagation Delay Times

## 8 Detailed Description

### 8.1 Overview

The MAX202 device is a dual driver and receiver that includes a capacitive voltage generator using four capacitors to supply TIA/EIA-232-F voltage levels from a single 5-V supply. Each receiver converts TIA/EIA-232-F inputs to 5-V TTL/CMOS levels. These receivers have shorted and open fail safe. The receiver can accept up to  $\pm 30$ -V inputs and decode inputs as low as  $\pm 3$  V. Each driver converts TTL/CMOS input levels into TIA/EIA-232-F levels. Outputs are protected against shorts to ground.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Power

The power block increases and inverts the 5-V supply for the RS-232 driver using a charge pump that requires four 0.1- $\mu$ F external capacitors.

#### 8.3.2 RS-232 Driver

Two drivers interface standard logic levels to RS-232 levels. The driver inputs do not have internal pullup resistors. Do not float the driver inputs.

#### 8.3.3 RS-232 Receiver

Two Schmitt trigger receivers interface RS-232 levels to standard logic levels. Each receiver has an internal 5-k $\Omega$  load to ground. An open input results in a high output on ROUT.

### 8.4 Device Functional Modes

#### 8.4.1 V<sub>CC</sub> Powered by 5-V

The device is in normal operation when powered by 5 V.

#### 8.4.2 V<sub>CC</sub> Unpowered

When MAX202 is unpowered, it can be safely connected to an active remote RS-232 device.

**Device Functional Modes (continued)**

**8.4.3 Truth Tables**

Table 1 and Table 2 list the function for each driver and receiver (respectively).

**Table 1. Function Table for Each Driver<sup>(1)</sup>**


INPUT DIN	OUTPUT DOUT
L	H
H	L

(1) H = high level, L = low level

**Table 2. Function Table for Each Receiver<sup>(1)</sup>**

INPUT RIN	OUTPUT ROUT
L	H
H	L
Open	H

(1) H = high level, L = low level,  
Open = input disconnected or  
connected driver off



**Figure 9. Logic Diagram (Positive Logic)**

## 9 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

For proper operation, add capacitors as shown in [Figure 10](#). Pins 9 through 12 connect to UART or general purpose logic lines. RS-232 lines on pins 7, 8, 13, and 14 connect to a connector or cable.

### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

- A. C3 can be connected to  $V_{CC}$  or GND.
- B. Resistor values shown are nominal.
- C. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they must be connected as shown.

**Figure 10. Typical Operating Circuit and Capacitor Values**

#### 9.2.1 Design Requirements

- $V_{CC}$  minimum is 4.5 V and maximum is 5.5 V.
- Maximum recommended bit rate is 120 kbps.

## Typical Application (continued)

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Capacitor Selection

The capacitor type used for C1 through C4 is not critical for proper operation. The MAX202 requires 0.1- $\mu\text{F}$  capacitors. Capacitors up to 10  $\mu\text{F}$  can be used without harm. Ceramic dielectrics are suggested for the 0.1- $\mu\text{F}$  capacitors. When using the minimum recommended capacitor values, make sure the capacitance value does not degrade excessively as the operating temperature varies. If in doubt, use capacitors with a larger (for example, 2x) nominal value. The capacitors' effective series resistance (ESR), which usually rises at low temperatures, influences the amount of ripple on  $V+$  and  $V-$ .

Use larger capacitors (up to 10  $\mu\text{F}$ ) to reduce the output impedance at  $V+$  and  $V-$ .

Bypass  $V_{\text{CC}}$  to ground with at least 0.1  $\mu\text{F}$ . In applications sensitive to power-supply noise generated by the charge pumps, decouple  $V_{\text{CC}}$  to ground with a capacitor the same size as (or larger than) the charge-pump capacitors (C1 to C4).

#### 9.2.2.2 ESD Protection

MAX202 devices have standard ESD protection structures incorporated on all pins to protect against electrostatic discharges encountered during assembly and handling. In addition, the RS-232 bus pins (driver outputs and receiver inputs) of these devices have an extra level of ESD protection. Advanced ESD structures were designed to successfully protect these bus pins against ESD discharge of  $\pm 15\text{-kV}$  when powered down.

#### 9.2.2.3 ESD Test Conditions

Stringent ESD testing is performed by TI based on various conditions and procedures. Please contact TI for a reliability report that documents test setup, methodology, and results.

#### 9.2.2.4 Human-Body Model (HBM)

The HBM of ESD testing is shown in Figure 11. Figure 12 shows the current waveform that is generated during a discharge into a low impedance. The model consists of a 100-pF capacitor, charged to the ESD voltage of concern, and subsequently discharged into the device under test (DUT) through a 1.5-k $\Omega$  resistor.






Figure 11. HBM ESD Test Circuit

**Typical Application (continued)**



**Figure 12. Typical HBM Current Waveform**

**9.2.3 Application Curve**



120 kbit/s, 1-nF load

**Figure 13. Driver and Receiver Loopback Signal**

## 10 Power Supply Recommendations

The  $V_{CC}$  voltage must be connected to the same power source used for logic device connected to DIN and ROUT pins.  $V_{CC}$  must be between 4.5 V and 5.5 V.

## 11 Layout

### 11.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times. For best ESD performance, make the impedance from MAX202 ground pin to the ground plane of the circuit board as low as possible. Use wide metal and multiple vias on both sides of ground pin.

### 11.2 Layout Example




Figure 14. MAX202 Circuit Board Layout

## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MAX202CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	<a href="#">Samples</a>
MAX202CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	<a href="#">Samples</a>
MAX202CDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	<a href="#">Samples</a>
MAX202CDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	<a href="#">Samples</a>
MAX202CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	<a href="#">Samples</a>
MAX202CPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA202C	<a href="#">Samples</a>
MAX202CPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA202C	<a href="#">Samples</a>
MAX202ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	<a href="#">Samples</a>
MAX202IDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	<a href="#">Samples</a>
MAX202IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	<a href="#">Samples</a>
MAX202IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	<a href="#">Samples</a>
MAX202IDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	<a href="#">Samples</a>
MAX202IDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	<a href="#">Samples</a>
MAX202IDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	<a href="#">Samples</a>
MAX202IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB202I	<a href="#">Samples</a>
MAX202IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB202I	<a href="#">Samples</a>
MAX202IPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB202I	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX202CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX202CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX202CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX202IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX202IDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX202IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX202CDR	SOIC	D	16	2500	333.2	345.9	28.6
MAX202CDWR	SOIC	DW	16	2000	350.0	350.0	43.0
MAX202CPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
MAX202IDR	SOIC	D	16	2500	333.2	345.9	28.6
MAX202IDWR	SOIC	DW	16	2000	350.0	350.0	43.0
MAX202IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


**DW 16**

**SOIC - 2.65 mm max height**


7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224780/A



DW0016A

# PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View MAX202ID](#) on WIN SOURCE

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management