



THE DATASHEET OF
2948908



FEATURES

Accelerometer, temperature sensor, and provision for third analog sensor input

All sensors sampled synchronously

Up to 400 Hz ODR

Samples can be synchronized to external trigger

Ultralow power

1.95 μ A at 100 Hz ODR, 2.0 V supply, all sensors on

270 nA at 6 Hz motion activated wake-up mode

10 nA standby current

12-bit resolution for all sensors

Acceleration scale factor down to 1 mg/LSB

Temperature scale factor: 0.065°C/LSB (typical)

Built-in features for motion-based system level power savings

Adjustable threshold sleep/wake modes for motion activation

Autonomous interrupt processing, without need for microcontroller intervention, to allow the rest of the system to be turned off completely

Deep embedded FIFO minimizes host processor load

Awake state output enables implementation of standalone, motion activated switch

Wide supply and I/O voltage ranges: 1.6 V to 3.5 V

Operates off 1.8 V to 3.3 V rails

Power can be derived from coin cell battery

SPI digital interface

Small and thin 3 mm \times 3.25 mm \times 1.06 mm package

APPLICATIONS

Home healthcare devices

Wireless sensors

Motion enabled metering devices

GENERAL DESCRIPTION

The [ADXL363](#) is an ultralow power, three-sensor combination consisting of a 3-axis MEMS accelerometer, a temperature sensor, and an on-board analog-to-digital converter (ADC) input for synchronous conversion of an external signal. The entire system consumes less than 2 μ A at a 100 Hz output data rate and 270 nA when in motion triggered wake-up mode.

The [ADXL363](#) communicates via a serial port interface (SPI) and always provides 12-bit output resolution for all three sensors.

The [ADXL363](#) accelerometer provides selectable measurement ranges of ± 2 g, ± 4 g, and ± 8 g, with a resolution of 1 mg/LSB on the ± 2 g range. Unlike accelerometers that use power duty cycling to achieve low power consumption, the [ADXL363](#) does not alias input signals by undersampling; it samples the full bandwidth of the sensor at all data rates.

The [ADXL363](#) temperature sensor operates with a scale factor of 0.065°C/LSB (typical). Acceleration and temperature data can be stored in a 512-sample multimode first in, first out (FIFO) buffer, allowing up to 13 sec of data to be stored.

In addition to the accelerometer and temperature sensor, the [ADXL363](#) also provides access to an internal ADC for synchronous conversion of an additional analog input.

The [ADXL363](#) operates on a wide 1.6 V to 3.5 V supply range, and can interface, if necessary, to a host operating on a separate, lower supply voltage. The [ADXL363](#) is available in a 3 mm \times 3.25 mm \times 1.06 mm package.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

11719-001

Rev. A

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781.329.4700 ©2013–2018 Analog Devices, Inc. All rights reserved.
[Technical Support](#) www.analog.com

TABLE OF CONTENTS

Features	1	Device ID Registers.....	26
Applications.....	1	Silicon Revision ID Register	26
General Description	1	X-Axis Data (8 MSB) Register.....	26
Functional Block Diagram	1	Y-Axis Data (8 MSB) Register	26
Revision History	3	Z-Axis Data (8 MSB) Register	26
Specifications.....	4	Status Register	27
ADXL363 Specifications.....	4	FIFO Entries Registers.....	28
Accelerometer Specifications.....	4	X-Axis Data Registers	28
Temperature Sensor Specifications	5	Y-Axis Data Registers	28
12-Bit ADC Specifications	6	Z-Axis Data Registers	28
Absolute Maximum Ratings.....	7	Temperature Data Registers.....	28
Thermal Resistance	7	ADC Data Registers	28
Recommended Soldering Profile	7	Soft Reset Register.....	29
ESD Caution.....	7	Activity Threshold Registers.....	29
Pin Configuration and Function Descriptions.....	8	Activity Time Register	29
Typical Performance Characteristics	9	Inactivity Threshold Registers.....	29
Theory of Operation	14	Inactivity Time Registers.....	29
Accelerometer	14	Activity/Inactivity Control Register	31
ADC	15	FIFO Control Register	32
Temperature Sensor	16	FIFO Samples Register	33
Power Savings Features	17	INT1/INT2 Function Map Registers	33
Ultralow Power Consumption in All Modes, Operating All Sensors	17	Filter Control Register	35
Motion Detection	17	Power Control Register	36
FIFO	19	Self Test Register.....	37
Communications.....	19	Applications Information	38
Additional Features	20	Application Examples	38
External Clock	20	Using External Timing	38
Synchronized Data Sampling.....	20	Power.....	39
Self Test	20	FIFO Modes	40
User Register Protection.....	20	Interrupts.....	41
Serial Communications	21	Using Self Test.....	42
SPI Commands	21	Operation at Voltages Other Than 2.0 V	43
Multibyte Transfers	21	Mechanical Considerations for Mounting.....	43
Invalid Addresses and Address Folding	21	Axes of Acceleration Sensitivity	44
Latency Restrictions.....	22	Layout and Design Recommendations	44
Invalid Commands.....	22	Outline Dimensions	45
Register Map.....	25	Ordering Guide	45
Register Details	26		

REVISION HISTORY

7/2018—Rev. 0 to Rev. A

Changes to Table 1224

Updated Outline Dimensions.....45

10/2013—Revision 0: Initial Version

SPECIFICATIONS

$T_A = 25^\circ\text{C}$, $V_S = 2.0\text{ V}$, $V_{DD\ I/O} = 2.0\text{ V}$, 100 Hz ODR, acceleration = 0 g, default register settings, unless otherwise noted. All minimum and maximum specifications are guaranteed. Typical specifications may not be guaranteed.

ADXL363 SPECIFICATIONS

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT RESOLUTION All Sensors			12		Bits
SUPPLY CURRENT Measurement Mode Standby	All sensors on (ADC_EN = 1)		1.95 10		μA nA
OUTPUT DATA RATE (ODR)	User selectable in eight steps	12.5		400	Hz
POWER SUPPLY REJECTION (PSRR) Input Frequency 100 Hz to 1 kHz Input Frequency 1 kHz to 250 kHz	$C_S = 1.0\ \mu\text{F}$, $R_S = 100\ \Omega$, $C_{IO} = 1.1\ \mu\text{F}$, input is 100 mV sine wave on V_S		-13 -20		dB dB
TURN-ON TIME Power-Up to Standby Measurement Mode Instruction to Valid Data	50 Hz bandwidth		5 4/ODR		ms
POWER SUPPLY REQUIREMENTS Operating Voltage Range (V_S) I/O Voltage Range ($V_{DD\ I/O}$)		1.6 1.6	2.0 2.0	3.5 V_S	V V
ENVIRONMENTAL Operating Temperature Range		-40		+85	$^\circ\text{C}$

ACCELEROMETER SPECIFICATIONS

Table 2.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
SENSOR INPUT Measurement Range Nonlinearity Sensor Resonant Frequency Cross Axis Sensitivity ¹	Each axis User selectable Percentage of full scale		$\pm 2, \pm 4, \pm 8$ ± 0.5 3500 ± 1.5		g % Hz %
SUPPLY CURRENT Measurement Mode Normal Operation Accelerometer Low Noise Mode Accelerometer Ultralow Noise Mode Wake-Up Mode	100 Hz ODR (50 Hz bandwidth) ² , ADC_EN = 0		1.8 3.3 13 270		μA μA μA nA
SCALE FACTOR Scale Factor Calibration Error Scale Factor Scale Factor Change Due to Temperature ³	Each axis Measured in mg/LSB $\pm 2\text{ g}$ range $\pm 4\text{ g}$ range $\pm 8\text{ g}$ range Measured in LSB/g $\pm 2\text{ g}$ range $\pm 4\text{ g}$ range $\pm 8\text{ g}$ range -40 $^\circ\text{C}$ to +85 $^\circ\text{C}$			± 10	% mg/LSB mg/LSB mg/LSB LSB/g LSB/g LSB/g %/ $^\circ\text{C}$

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
0 g OFFSET					
0 g Output	X _{OUT} , Y _{OUT} Z _{OUT}	-150 -250	±35 ±50	+150 +250	mg mg
0 g Offset vs. Temperature ³					
Normal Operation	X _{OUT} , Y _{OUT} Z _{OUT}		±0.5 ±0.6		mg/°C mg/°C
Low Noise Mode and Ultralow Noise Mode	X _{OUT} , Y _{OUT} , Z _{OUT}		±0.35		mg/°C
NOISE PERFORMANCE					
Noise Density					
Normal Operation	X _{OUT} , Y _{OUT} Z _{OUT}		550 920		μg/√Hz μg/√Hz
Low Noise Mode	X _{OUT} , Y _{OUT} Z _{OUT}		400 550		μg/√Hz μg/√Hz
Ultralow Noise Mode	X _{OUT} , Y _{OUT} Z _{OUT} V _S = 3.5 V; X _{OUT} , Y _{OUT} V _S = 3.5 V; Z _{OUT}		250 350 175 250		μg/√Hz μg/√Hz μg/√Hz μg/√Hz
BANDWIDTH					
Low-Pass (Antialiasing) Filter, -3 dB Corner	HALF_BW = 0 HALF_BW = 1		ODR/2 ODR/4		Hz Hz
Output Data Rate (ODR)	User selectable in eight steps	12.5		400	Hz
SELF TEST					
Output Change ⁴	X _{OUT} Y _{OUT} Z _{OUT}	450 -710 350	580 -580 500	710 -450 650	mg mg mg

¹ Cross axis sensitivity is defined as coupling between any two axes.

² Refer to Figure 29 for current consumption at other bandwidth settings.

³ -40°C to +25°C or +25°C to +85°C.

⁴ Self test change is defined as the output change in g when self test is asserted.

TEMPERATURE SENSOR SPECIFICATIONS

Table 3.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
BIAS	At 25°C				
Average			350		LSB
Standard Deviation			290		LSB
SCALE FACTOR					
Average			0.065		°C/LSB
Standard Deviation			0.0025		°C/LSB
Repeatability			±0.5		°C
OUTPUT RESOLUTION			12		Bits

12-BIT ADC SPECIFICATIONS

Table 4.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
ANALOG-TO-DIGITAL CONVERTER					
Input Voltage Range		$0.1 \times V_S$		$0.9 \times V_S$	
Integral Nonlinearity (INL)	$V_S = 1.6\text{ V}$		± 1.0		LSB
	$V_S = 2.0\text{ V}$		± 0.8		LSB
	$V_S = 3.5\text{ V}$		± 1.1		LSB
Differential Nonlinearity (DNL)	$V_S = 1.6\text{ V}$		± 1.8		LSB
	$V_S = 2.0\text{ V}$		± 1.6		LSB
	$V_S = 3.5\text{ V}$		± 2.1		LSB
Offset Error	$V_S = 1.6\text{ V}$		1.6		LSB
	$V_S = 2.0\text{ V}$		3.4		LSB
	$V_S = 3.5\text{ V}$		9.1		LSB
Gain Error	$V_S = 1.6\text{ V}$		-4.3		LSB
	$V_S = 2.0\text{ V}$		-5.3		LSB
	$V_S = 3.5\text{ V}$		-11.8		LSB
Throughput (ODR)	User selectable in eight steps		ODR		

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Acceleration (Any Axis, Unpowered)	5000 g
Acceleration (Any Axis, Powered)	5000 g
V _S	-0.3 V to +3.6 V
V _{DD I/O}	-0.3 V to +3.6 V
All Other Pins	-0.3 V to V _S
Output Short-Circuit Duration (Any Pin to Ground)	Indefinite
ESD, Human Body Model (HBM)	2000 V
Short Term Maximum Temperature	
Four Hours	150°C
One Minute	260°C
Temperature Range (Powered)	-50°C to +150°C
Temperature Range (Storage)	-50°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 6. Package Characteristics

Package Type	θ _{JA}	θ _{JC}	Device Weight
16-Terminal LGA	150°C/W	85°C/W	18 mg

RECOMMENDED SOLDERING PROFILE

Figure 2 and Table 7 provide details about the recommended soldering profile.




Figure 2. Recommended Soldering Profile

Table 7. Recommended Soldering Profile

Profile Feature	Condition	
	Sn63/Pb37	Pb-Free
Average Ramp Rate (T _L to T _P)	3°C/sec max	3°C/sec max
Preheat		
Minimum Temperature (T _{S MIN})	100°C	150°C
Maximum Temperature (T _{S MAX})	150°C	200°C
Time (T _{S MIN} to T _{S MAX})(t _S)	60 sec to 120 sec	60 sec to 180 sec
T _{S MAX} to T _L Ramp-Up Rate	3°C/sec max	3°C/sec max
Time Maintained Above Liquidous (T _L)		
Liquidous Temperature (T _L)	183°C	217°C
Time (t _L)	60 sec to 150 sec	60 sec to 150 sec
Peak Temperature (T _P)	240 + 0/-5°C	260 + 0/-5°C
Time Within 5°C of Actual Peak Temperature (t _P)	10 sec to 30 sec	20 sec to 40 sec
Ramp-Down Rate	6°C/sec max	6°C/sec max
Time (t _{25°C}) to Peak Temperature	6 minutes max	8 minutes max

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
1. NC = NO CONNECT. THIS PIN IS NOT INTERNALLY CONNECTED.

11719-003

Figure 3. Pin Configuration (Top View)

Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD I/O}	Supply Voltage for Digital I/O.
2	NC	No Connect. This pin is not internally connected.
3	RESERVED	Reserved. Leave this pin unconnected, or connect it to GND.
4	SCLK	SPI Communications Clock.
5	ADC_IN	Input to Auxiliary ADC.
6	MOSI	Master Output, Slave Input. SPI serial data input.
7	MISO	Master Input, Slave Output. SPI serial data output.
8	\overline{CS}	SPI Chip Select, Active Low. Must be low during SPI communications.
9	INT2	Interrupt 2 Output. INT2 also serves as an input for synchronized sampling.
10	RESERVED	Reserved. Leave this pin unconnected, or connect it to GND.
11	INT1	Interrupt 1 Output. INT1 also serves as an input for external clocking.
12	GND	Ground. Ground this pin.
13	GND	Ground. Ground this pin.
14	V _s	Supply Voltage.
15	NC	No Connect. This pin is not internally connected.
16	GND	Ground. Ground this pin.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Accelerometer X-Axis Zero g Offset at 25°C, $V_s = 2 V$



Figure 7. Accelerometer X-Axis Scale Factor at 25°C, $V_s = 2 V$, $\pm 2 g$ Range



Figure 5. Accelerometer Y-Axis Zero g Offset at 25°C, $V_s = 2 V$



Figure 8. Accelerometer Y-Axis Scale Factor at 25°C, $V_s = 2 V$, $\pm 2 g$ Range



Figure 6. Accelerometer Z-Axis Zero g Offset at 25°C, $V_s = 2 V$



Figure 9. Accelerometer Z-Axis Scale Factor at 25°C, $V_s = 2 V$, $\pm 2 g$ Range



Figure 10. Accelerometer X-Axis Zero g Offset Temperature Coefficient, $V_S = 2 V$



Figure 11. Accelerometer Y-Axis Zero g Offset Temperature Coefficient, $V_S = 2 V$



Figure 12. Accelerometer Z-Axis Zero g Offset Temperature Coefficient, $V_S = 2 V$



Figure 13. Accelerometer X-Axis Zero g Offset vs. Temperature—16 Parts Soldered to PCB, ODR = 100 Hz, $V_S = 2 V$



Figure 14. Accelerometer Y-Axis Zero g Offset vs. Temperature—16 Parts Soldered to PCB, ODR = 100 Hz, $V_S = 2 V$



Figure 15. Accelerometer Z-Axis Zero g Offset vs. Temperature—16 Parts Soldered to PCB, ODR = 100 Hz, $V_S = 2 V$



Figure 16. Accelerometer X-Axis Scale Factor Deviation from 25°C vs. Temperature—16 Parts Soldered to PCB, ODR = 100 Hz, $V_S = 2 V$



Figure 19. Accelerometer X-Axis Self Test Response at 25°C, $V_S = 2 V$



Figure 17. Accelerometer Y-Axis Scale Factor Deviation from 25°C vs. Temperature—16 Parts Soldered to PCB, ODR = 100 Hz, $V_S = 2 V$



Figure 20. Accelerometer Y-Axis Self Test Response at 25°C, $V_S = 2 V$



Figure 18. Accelerometer Z-Axis Scale Factor Deviation from 25°C vs. Temperature—16 Parts Soldered to PCB, ODR = 100 Hz, $V_S = 2 V$



Figure 21. Accelerometer Z-Axis Self Test Response at 25°C, $V_S = 2 V$



Figure 22. Current Consumption at 25°C, Normal Mode, ADC Disabled, ODR = 100 Hz, V_S = 2 V



Figure 24. Current Consumption at 25°C, Ultralow Noise Mode, ADC Disabled, ODR = 100 Hz, V_S = 2 V



Figure 23. Current Consumption at 25°C, Low Noise Mode, ADC Disabled, ODR = 100 Hz, V_S = 2 V



Figure 25. Current Consumption at 25°C, Wake-Up Mode, ADC Disabled, V_S = 2 V



Figure 26. Temperature Sensor Response at 25°C, $V_S = 2 V$



Figure 28. Clock Frequency Deviation from Ideal at 25°C, $V_S = 2 V$



Figure 27. Temperature Sensor Scale Factor, $V_S = 2 V$

THEORY OF OPERATION

The [ADXL363](#) is a complete sensor suite consisting of an accelerometer, an ADC for synchronous conversion of input from a third sensor, and a temperature sensor. The entire system operates at extremely low power consumption levels.

ACCELEROMETER

The [ADXL363](#) measures both dynamic acceleration, resulting from motion or shock, and static acceleration, such as tilt. Acceleration is reported digitally and the device communicates via the SPI protocol. Built-in digital logic enables autonomous operation and implements functionality that enhances system level power savings.

Mechanical Device Operation

The moving component of the sensor is a polysilicon surface-micromachined structure that is built on top of a silicon wafer. Polysilicon springs suspend the structure over the surface of the wafer and provide a resistance against acceleration forces.

Deflection of the structure is measured using differential capacitors that consist of independent fixed plates and plates attached to the moving mass. Acceleration deflects the structure and unbalances the differential capacitor, resulting in a sensor output whose amplitude is proportional to acceleration. Phase sensitive demodulation determines the magnitude and polarity of the acceleration.

Operating Modes

The [ADXL363](#) has two operating modes: measurement mode for continuous, wide bandwidth sensing; and wake-up mode for limited bandwidth activity detection. In addition, measurement is suspended altogether by placing the device in standby.

Measurement Mode

Measurement mode is the normal operating mode of the [ADXL363](#). In this mode, acceleration data is read continuously and the accelerometer consumes less than 3.5 μA across its entire range of output data rates of up to 400 Hz using a 2.0 V supply (see Figure 29). All features described in this data sheet are available when operating the [ADXL363](#) in this mode.

The ability to continuously output data from the minimum 12.5 Hz to the maximum 400 Hz data rate while still delivering less than 3.5 μA of current consumption is what defines the [ADXL363](#) as an ultralow power accelerometer. Other accelerometers derive low current by using a specific low power mode that power cycles acceleration sensing. The result is a small effective bandwidth in the low power modes and undersampling of input data; therefore, unwanted aliasing can occur. Undersampling and aliasing do not occur with the [ADXL363](#) because it continuously samples the full bandwidth of its sensor at all data rates.

Wake-Up Mode

Wake-up mode is ideal for simple detection of the presence or absence of motion at extremely low power consumption (270 nA at a 2.0 V supply voltage). Wake-up mode is useful particularly for implementation of a motion activated on/off switch, allowing the rest of the system to power down until activity is detected.

Wake-up mode reduces current consumption to a very low level by measuring acceleration only about six times per second to determine whether motion is present. If motion is detected, the accelerometer can respond autonomously in the following ways:

- Switch into full bandwidth measurement mode
- Signal an interrupt to a microcontroller
- Wake up downstream circuitry, depending on the configuration

In wake-up mode, all accelerometer features are available with the exception of the activity timer. All registers can be accessed, and real-time data can be read and/or stored in the FIFO.

Standby

Placing the [ADXL363](#) in standby suspends measurement and reduces the current consumption to 10 nA (typical). Pending interrupts and data are preserved, and no new interrupts are generated.

The [ADXL363](#) powers up in standby with all sensor functions turned off.

Selectable Measurement Ranges

The [ADXL363](#) has selectable measurement ranges of $\pm 2\text{ g}$, $\pm 4\text{ g}$, and $\pm 8\text{ g}$. Acceleration samples are always converted by a 12-bit ADC; therefore, the scale factor scales with g range. Ranges and corresponding scale factor values are listed in Table 2.

When acceleration exceeds the measurement extremes, data is clipped at the full-scale value (0x0FFF), and no damage is caused to the accelerometer. Table 5 lists the absolute maximum ratings for acceleration, indicating the acceleration level that can cause permanent damage to the device.

Selectable Output Data Rates

The [ADXL363](#) can report acceleration data at various data rates ranging from 12.5 Hz to 400 Hz. The internal low-pass filter pole is automatically set to $\frac{1}{4}$ or $\frac{1}{2}$ the selected ODR (based on the HALF_BW setting) to ensure that the Nyquist sampling criterion is met and no aliasing occurs.

Current consumption varies somewhat with output data rate as shown in Figure 29, remaining below approximately 5.0 μA over the entire range of data rates and operating voltages.



Figure 29. Current Consumption vs. Output Data Rate at Several Supply Voltages, ADC_EN = 0

Antialiasing

The analog-to-digital converter (ADC) of the ADXL363 samples at the user selected output data rate. In the absence of antialiasing filtering, it aliases any input signals whose frequency is more than half the data rate. To mitigate this, a two-pole low-pass filter is provided at the input of the ADC.

The user can set this antialiasing filter to a bandwidth that is at $\frac{1}{2}$ the output data rate or $\frac{1}{4}$ the output data rate. Setting the antialiasing filter pole to $\frac{1}{2}$ of the output data rate provides less aggressive antialiasing filtering, but maximizes bandwidth and is adequate for most applications. Setting the pole to $\frac{1}{4}$ of the data rate reduces bandwidth for a given data rate, but provides more aggressive antialiasing.

The antialiasing filter of the ADXL363 defaults to the more conservative setting, where bandwidth is set to $\frac{1}{4}$ the output data rate.

Power/Noise Tradeoff

The ADXL363 offers a few options for decreasing noise at the expense of only a small increase in current consumption.

The noise performance of the ADXL363 in normal operation, typically 7 LSB rms at 100 Hz bandwidth, is adequate for most applications, depending on bandwidth and the desired resolution. For cases where lower noise is needed, the ADXL363 provides two lower noise operating modes that trade reduced noise for a somewhat higher current consumption.

Table 9 lists the noise densities and current consumption obtained for normal operation and the two lower noise modes at a typical 2.0 V supply.

Table 9. Noise and Current Consumption: Normal Operation, Low Noise Mode, and Ultralow Noise Mode at V_S = 2.0 V, ODR = 100 Hz

Mode	Noise (µg/√Hz) Typical	Current Consumption (µA) Typical
Normal Operation	550	1.8
Low Noise	400	3.3
Ultralow Noise	250	13

Operating the ADXL363 at a higher supply voltage also decreases noise. Table 10 lists the noise densities and current consumption obtained for normal operation and the two lower noise modes at the highest recommended supply, 3.3 V.

Table 10. Noise and Current Consumption: Normal Operation, Low Noise Mode, and Ultralow Noise Mode at V_S = 3.3 V, ODR = 100 Hz

Mode	Noise (µg/√Hz) Typical	Current Consumption (µA) Typical
Normal Operation	380	2.7
Low Noise	280	4.5
Ultralow Noise	175	15

Free Fall Detection

Many digital output accelerometers include a built-in free fall detection feature. In the ADXL363, this function can be implemented using the inactivity interrupt. Refer to the Applications Information section for more details, including suggested threshold and timing values.

ADC

In addition to a built-in accelerometer and temperature sensor, the ADXL363 incorporates a 12-bit analog-to-digital converter (ADC) for digitization of an external analog input. The ADC is best suited for use with a sensor input due to its synchronization with the accelerometer and temperature sensor.

Use of the ADC adds approximately 150 nA to the total current consumption when operating at 100 Hz ODR. The ADXL363 enables the user to power down the ADC to save power when it is not needed.

Analog Inputs

The ADXL363 ADC can convert analog inputs ranging from 10% to 90% of the supply voltage. For example, when V_S = 2 V, the acceptable voltage range of the analog input is 0.2 V to 1.8 V.

Figure 30 shows an equivalent circuit of the input structure of the ADXL363.

The two diodes, D1 and D2, provide ESD protection for the analog input, ADC_IN. Take care to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V because this causes these diodes to begin to forward bias and start conducting current.

During the acquisition phase, the impedance of the analog input (ADC_IN) can be modeled by the series connection of R_{IN} and C_{IN}. R_{IN} is typically 1 kΩ and is a lumped component made up of some serial resistors and the on resistance of the switches. C_{IN} is typically 23 pF and is mainly the ADC sampling capacitor.

The acquisition time required is calculated using the following formula:

$$t_{ACQ} = 8.5 \times ((R_{SOURCE} + R_{IN}) C_{IN})$$

where R_{SOURCE} is the source impedance.

For 12-bit settling, t_{ACQ} must be less than 75 μ s. The acquisition time, t_{ACQ} , sets an upper limit on the source impedance, R_{SOURCE} , of approximately 380 k Ω .

During the conversion phase, the switches are opened and the input impedance is limited to the pin capacitance, typically 1 pF to 2 pF. R_{IN} and C_{IN} make a one-pole, low-pass filter that reduces undesirable aliasing effects and limits the noise.



Figure 30. Equivalent Analog Input Circuit

Digital Output

The 12-bit digitized signal is in twos complement format and is stored in output registers, accessible via the SPI interface. ADC samples are always captured and updated concurrently with accelerometer and temperature samples. The maximum throughput of the ADC is 400 samples per second when using the internal timer, although a slightly faster throughput can be achieved when supplying the ADXL363 with an external trigger.

The ADC data is provided in output registers only and is not saved in the FIFO.

TEMPERATURE SENSOR

The ADXL363 includes an integrated 12-bit temperature sensor, which the system designer can use to monitor internal system temperature or to improve the temperature stability of the device via calibration. For example, acceleration outputs vary with temperature at a rate of ± 0.5 mg/ $^{\circ}$ C (typical), but the relationship of the outputs to temperature is repeatable and the designer can use the temperature sensor output to calibrate the acceleration temperature drift.

To use the temperature sensor to monitor absolute temperature, measure and calibrate its initial bias (its output at some known temperature).

To use the temperature sensor for calibration of the acceleration signal, it is sufficient to correlate acceleration to temperature sensor output, rather than to absolute temperature. In this case it is not necessary to convert the temperature reading to an absolute temperature; therefore, calibration of initial bias is not required.

The designer can configure the device to save data from the temperature sensor in the FIFO. Temperature samples, whether read from the output registers or from the FIFO, always update concurrently with acceleration (and ADC) samples.

POWER SAVINGS FEATURES

Designed for the most power conscious applications, the [ADXL363](#) includes several features (as described in this section) for enabling power savings at the system level, as well as at the device level.

ULTRALOW POWER CONSUMPTION IN ALL MODES, OPERATING ALL SENSORS

At the device level, the most obvious power saving feature of the [ADXL363](#) is its ultralow current consumption in all configurations. The [ADXL363](#) consumes between 1.1 μA (typical) and 5 μA (typical) across all data rates up to 400 Hz and all supply voltages up to 3.5 V (see Figure 29). An even lower power, 270 nA (typical) motion triggered wake-up mode is provided for simple motion detection applications that require a power consumption lower than 1 μA .

At these current levels, the [ADXL363](#) consumes less power in full operation than the standby currents of many other system components, and is, therefore, optimal for applications that require continuous acceleration monitoring and very long battery life. Because the accelerometer is always on, it can act as a motion-activated switch. The accelerometer signals to the rest of the system when to turn on, thereby managing power at the system level.

As important as its low operating current, the 10 nA (typical) standby current of the [ADXL363](#) contributes to a much longer battery life in applications that spend most of their time in a sleep state and wake up via an external trigger.

MOTION DETECTION

The [ADXL363](#) features built-in logic that detects activity (presence of acceleration above a threshold) and inactivity (lack of acceleration above a threshold). Activity and inactivity events can be used as triggers to manage the accelerometer mode of operation, trigger an interrupt to a host processor, and/or autonomously drive a motion switch.

Detection of an activity or inactivity event is indicated in the status register and can be configured to generate an interrupt. In addition, the activity status of the device, that is, whether it is moving or stationary, is indicated by the awake bit, described in the Using the Awake Bit section.

Activity and inactivity detection can be used when the accelerometer is in either measurement mode or wake-up mode.

Activity Detection

An activity event is detected when acceleration remains above a specified threshold for a specified time period.

Referenced and Absolute Configurations

Activity detection can be configured as referenced or absolute.

When using absolute activity detection, acceleration samples are compared to a user set threshold to determine whether motion is present. For example, if a threshold of 0.5 g is set and the acceleration on the z-axis is 1 g for longer than the user defined activity time, the activity status asserts.

In many applications, it is advantageous for activity detection to be based not on an absolute threshold, but on a deviation from a reference point or orientation. This is particularly useful because it removes the effect on activity detection of the static 1 g imposed by gravity. When an accelerometer is stationary, its output can reach 1 g, even when it is not moving. In absolute activity, when the threshold is set to less than 1 g, activity is immediately detected in this case.

In the referenced configuration, activity is detected when acceleration samples are at least a user set amount above an internally defined reference for the user defined amount of time, as described in Equation 1.

$$|Acceleration - Reference| > Threshold \quad (1)$$

Consequently, activity is detected only when the acceleration has deviated sufficiently from the initial orientation. The reference for activity detection is calculated when activity detection is engaged in one of the following scenarios:

- When the activity function is turned on and measurement mode is engaged
- If link mode is enabled: when inactivity is detected and activity detection begins
- If link mode is not enabled: when activity is detected and activity detection repeats

The referenced configuration results in a very sensitive activity detection that detects even the most subtle motion events.

Fewer False Positives

Ideally, the intent of activity detection is to wake up a system only when motion is intentional, ignoring noise or small, unintentional movements. In addition to being sensitive to subtle motion events, the [ADXL363](#) activity detection algorithm is robust in filtering out undesired triggers.

The [ADXL363](#) activity detection functionality includes a timer to filter out unwanted motion and ensure that only sustained motion is recognized as activity. The duration of this timer, as well as the acceleration threshold, are user adjustable from one sample (that is, no timer) to up to 20 seconds of motion.

Note that the activity timer is operational in measurement mode only. In wake-up mode, one-sample activity detection is used.

Inactivity Detection

An inactivity event is detected when acceleration remains below a specified threshold for a specified time. Inactivity detection is also configurable as referenced or absolute.

When using absolute inactivity detection, acceleration samples are compared to a user set threshold for the user set time to determine the absence of motion. Inactivity is detected when a large enough number of consecutive samples are below the threshold. Use the absolute configuration of inactivity for implementing free fall detection.

When using referenced inactivity detection, inactivity is detected when acceleration samples are within a user specified amount of an internally defined reference (as described by Equation 2) for a user defined amount of time.

$$|Acceleration - Reference| < Threshold \quad (2)$$

The reference for inactivity detection is updated every time a sample is detected that violates the inactivity condition; that is,

$$(Sample - Reference) \geq Threshold.$$

Referenced inactivity, like referenced activity, is particularly useful for eliminating the effects of the static acceleration due to gravity. With absolute inactivity, if the inactivity threshold is set lower than 1 g, a device resting motionless may never detect inactivity. With referenced inactivity, the same device under the same configuration detects inactivity.

The inactivity timer can be set to anywhere from 2.5 ms (a single sample at 400 Hz ODR) to almost 90 minutes (65,535 samples at 12.5 Hz ODR) of inactivity. A requirement for inactivity detection is that, for whatever period of time the inactivity timer has been configured, the accelerometer detects inactivity only when it has been stationary for that amount of time.

For example, if the accelerometer is configured for 90 minutes, the accelerometer detects inactivity when it is stationary for 90 minutes. The wide range of timer settings means that in applications where power conservation is critical, the system can be put to sleep after very short periods of inactivity. In applications where continuous operation is critical, the system stays on for as long as any motion is present.

Linking Activity and Inactivity Detection

The activity and inactivity detection functions can be used independently and processed manually by a host processor, or they can be configured to interact in linked mode, loop mode, and autosleep.

Default Mode

The user must enable the activity and inactivity functions because these functions are not automatically enabled by default. After the user enables the activity and inactivity functions, the ADXL363 exhibits the following behavior when it enters default mode:

- Both activity and inactivity detection remain enabled
- All interrupts must be serviced by a host processor; that is, a processor must read each interrupt before it is cleared and can be used again.

Default mode operation is illustrated in the flowchart in Figure 31.

Linked Mode

In linked mode, activity and inactivity detection are linked to each other such that only one of the functions is enabled at any given time. As soon as activity is detected, the device is assumed moving (or awake) and stops looking for activity; rather, inactivity is expected as the next event. Therefore, only inactivity detection operates.

Similarly, when inactivity is detected, the device is assumed stationary (or asleep). Thus, activity is expected as the next event; therefore, only activity detection operates.



NOTES
1. THE AWAKE BIT DEFAULTS TO 1 WHEN ACTIVITY AND INACTIVITY ARE NOT LINKED.

Figure 31. Flowchart Illustrating Activity and Inactivity Operation in Default Mode

In linked mode, each interrupt must be serviced by a host processor before the next interrupt is enabled.

Linked mode operation is illustrated in the flowchart in Figure 32.



Figure 32. Flowchart Illustrating Activity and Inactivity Operation in Linked Mode

Loop Mode

In loop mode, motion detection operates as described in the Linked Mode section, but interrupts do not need servicing by a host processor. This configuration simplifies the implementation of commonly used motion detection and enhances power savings by reducing the amount of power used in bus communication.

Loop mode operation is illustrated in the flowchart in Figure 33.



Figure 33. Flowchart Illustrating Activity and Inactivity Operation in Loop Mode

Autosleep

When in linked or loop mode, enabling autosleep causes the device to enter wake-up mode autonomously (see the Wake-Up Mode section) when inactivity is detected, and to reenter measurement mode when activity is detected.

The autosleep configuration is active only if linked or loop modes are enabled. In the default mode, the autosleep setting is ignored.

Using the Awake Bit

The awake bit is a status bit that indicates whether the ADXL363 is awake or asleep. The device is awake upon experiencing an activity condition, and it is asleep when upon experiencing an inactivity condition.

Used in conjunction with loop mode, the awake bit makes an autonomous motion activated switch easy to implement: simply map the bit to the INT1 or INT2 pin, and tie this pin to the gate of a switch (see Figure 43). When the ADXL363 detects activity, the awake bit becomes high, causing the switch to close and current to flow to downstream circuitry. When the ADXL363 detects inactivity, the awake bit deasserts and the switch opens, disconnecting downstream circuitry from power entirely.

If the system can tolerate the turn-on time of downstream circuitry, this motion switch configuration saves significant system level power by eliminating the standby current consumption of the remainder of the application. This standby current often exceeds the full operating current of the ADXL363.

FIFO

The ADXL363 includes a deep 512-sample first in, first out (FIFO) buffer that stores acceleration and, if desired, temperature data. The FIFO provides two primary benefits: system level power savings and data recording/event context.

System Level Power Savings

Appropriate use of the FIFO enables system level power savings by enabling the host processor to sleep for extended periods of time while the accelerometer autonomously collects data. Alternatively, using the FIFO to collect data unburdens the host while it tends to other tasks.

Data Recording/Event Context

The FIFO can be used in trigger mode to record all data leading up to an activity detection event, thereby providing context for the event. In the case of a system that identifies impact events, for example, the accelerometer can keep the entire system off while it stores acceleration data in its FIFO and looks for an activity event. When the impact event occurs, data collected prior to the event is frozen in the FIFO. The accelerometer then wakes the rest of the system and transfers this data to the host processor, thereby providing context for the impact event.

Generally, more context enables more intelligent decisions, making a deep FIFO especially useful. The ADXL363 FIFO stores up to more than 13 seconds of data, providing a clear picture of events prior to an activity trigger.

All FIFO modes of operation, as well as the structure of the FIFO and instructions for retrieving data from it, are described in further detail in the FIFO Modes section.

COMMUNICATIONS

SPI Instructions

The digital interface of the ADXL363 is implemented with system level power savings in mind. The following features enhance power savings:

- Burst reads and writes reduce the number of SPI communication cycles required to configure the device and retrieve data.
- Concurrent operation of activity and inactivity detection enables set it and forget it operation. Loop mode further reduces communications power by enabling the clearing of interrupts without processor intervention.
- The FIFO is implemented such that consecutive samples can be read continuously via a multibyte read of unlimited length; thus, one FIFO read instruction can clear the entire contents of the FIFO. In many other accelerometers, each read instruction retrieves a single sample only. In addition, the ADXL363 FIFO construction allows the use of direct memory access (DMA) to read the FIFO contents.

Bus Keepers

The ADXL363 includes bus keepers on all digital interface pins: MISO, MOSI, SCLK, \overline{CS} , INT1, and INT2. Bus keepers prevent tristate bus lines from floating when nothing is driving them, thus preventing through current in any gate inputs that are on the bus.

MSB Registers

Acceleration and temperature measurements are converted to 12-bit values and transmitted via the SPI using two registers per measurement. To read a full sample set of 3-axis acceleration data, six registers must be read.

Many applications do not require the accuracy that 12-bit data provides and prefer, instead, to save system level power. The MSB registers (XDATA, YDATA, and ZDATA) enable this trade-off. These registers contain the eight MSBs of the x-, y-, and z-axis acceleration data; reading them effectively provides 8-bit acceleration values. Only three (consecutive) registers must be read to retrieve a full data set, significantly reducing the time during which the SPI bus is active and drawing current.

12-bit and 8-bit data are available simultaneously so that both data formats can be used in a single application, depending on the needs of the application at a given time. For example, the processor reads 12-bit data when higher resolution is required and switches to 8-bit data (simply by reading a different set of registers) when application requirements change.

ADDITIONAL FEATURES

EXTERNAL CLOCK

The [ADXL363](#) has a built-in 51.2 kHz (typical) clock that, by default, serves as the time base for internal operations.

ODR and bandwidth scale proportionally with the clock. The [ADXL363](#) provides a discrete number of options for ODR, such as 100 Hz, 50 Hz, 25 Hz, and so forth, in factors of 2 (see the Filter Control Register section for a complete listing). To achieve data rates other than those provided, an external clock can be used at the appropriate clock frequency. The output data rate scales with the clock frequency, as shown in Equation 3.

$$ODR_{ACTUAL} = ODR_{SELECTED} \times \frac{f}{51.2 \text{ kHz}} \quad (3)$$

For example, to achieve an 80 Hz ODR, select the 100 Hz ODR setting and provide a clock frequency that is 80% of nominal, or 41.0 kHz.

The [ADXL363](#) can operate with external clock frequencies ranging from the nominal 51.2 kHz down to 25.6 kHz to allow the user to achieve any desired output data rate.

Alternatively, use an external clock where improved clock frequency accuracy is required. The distribution of clock frequencies among a sampling of >1000 parts has a standard deviation of approximately 3%. To achieve tighter tolerances, a more accurate clock can be provided externally.

Accelerometer bandwidth automatically scales to ½ or ¼ of the ODR (based on the HALF_BW setting), and this ratio is preserved, regardless of clock frequency. Power consumption also scales with clock frequency; higher clock rates increase power consumption. Figure 34 shows how power consumption varies with clock rate.

The ODR setting applies to the ADC and temperature sensor data rates but does not affect their bandwidth. Especially in the case of the ADC, the system designer must ensure that the bandwidth of the signal input into the ADC is appropriate for the selected ODR.



Figure 34. Current Consumption vs. External Clock Frequency

SYNCHRONIZED DATA SAMPLING

For applications that require a precisely timed acceleration measurement, the [ADXL363](#) features an option to synchronize acceleration sampling to an external trigger.

SELF TEST

The [ADXL363](#) incorporates a self test feature that effectively tests its mechanical and electronic systems simultaneously. When the self test function is invoked, an electrostatic force is applied to the mechanical sensor. This electrostatic force moves the mechanical sensing element in the same manner as acceleration, and it is additive to the acceleration experienced by the device. This added electrostatic force results in an output change on all three axes.

USER REGISTER PROTECTION

The [ADXL363](#) includes user register protection for single event upsets (SEUs). An SEU is a change of state caused by ions or electromagnetic radiation striking a sensitive node in a micro-electronic device. The state change is a result of the free charge created by ionization in or near an important node of a logic element (for example, a memory bit). The SEU, itself, is not considered permanently damaging to transistor or circuit functionality, but it can create erroneous register values. The [ADXL363](#) registers that are protected from SEUs are Register 0x20 to Register 0x2E.

SEU protection is implemented via a 99-bit error correcting (Hamming-type) code that detects both single-bit and double-bit errors. The check bits are recomputed any time a write to any of the protected registers occurs. At any time, if the stored version of the check bits is not in agreement with the current check bit calculation, the ERR_USER_REGS status bit is set.

The ERR_USER_REGS bit in the status register is set upon power-up prior to device configuration; it clears upon the first register write to that device.

SERIAL COMMUNICATIONS

The ADXL363 communicates via a 4-wire SPI and operates as a slave. Ignore data that is transmitted from the ADXL363 to the master device during writes to the ADXL363.

As shown in Figure 36 to Figure 40, the MISO pin is in a high impedance state, held by a bus keeper, except when the ADXL363 is sending read data (to conserve bus power).

Wire the ADXL363 for SPI communication as shown in the connection diagram in Figure 35. The recommended SPI clock speeds are 1 MHz to 8 MHz, with 12 pF maximum loading.

The SPI timing scheme follows CPHA = CPOL = 0.

Figure 36 to Figure 40 show the data sequences for SPI transactions. For correct operation of the part, the logic thresholds and timing parameters in Table 11 and Table 12 must be met at all times. Figure 36 to Figure 40 are divided into send (shaded) and receive portions. Refer to Figure 41 and Figure 42 for visual diagrams of the timing parameters for the receive and send portions, respectively.



Figure 35. 4-Wire SPI Connection Diagram

SPI COMMANDS

The SPI port uses a multibyte structure wherein the first byte is a command. The ADXL363 command set is

- 0x0A: write register
- 0x0B: read register
- 0x0D: read FIFO

Read and Write Register Commands

The command structure for the read register and write register commands is as follows (see Figure 36 and Figure 37):

```
<CS down>
<command byte (0x0A or 0x0B)>
<address byte>
<data byte>
<additional data bytes for multi-byte>
...
<CS up>
```

The read and write register commands support multibyte (burst) read/write access. The waveform diagrams for multibyte read and write commands are shown in Figure 38 and Figure 39.

Read FIFO Command

Reading from the FIFO buffer is a command structure that does not have an address.

```
<CS down>
<command byte (0x0D)>
<data byte> <data byte>
...
<CS up>
```

It is recommended that an even number of bytes be read (using a multibyte transaction) because each sample consists of two bytes: two bits of axis information and 14 bits of data. If an odd number of bytes is read, it is assumed that the desired data was read; therefore, the second half of the last sample is discarded so that a read from the FIFO always starts on a properly aligned even-byte boundary. Data is presented least significant byte first, followed by the most significant byte.

MULTIBYTE TRANSFERS

Multibyte transfers, also known as burst transfers, are supported for all SPI commands: register read, register write, and FIFO read commands. It is recommended that data be read using multibyte transfers to ensure that a concurrent and complete set of x-, y-, and z-acceleration (and temperature, where applicable) data is read.

The FIFO runs on the serial port clock during FIFO reads and sustains bursting at the SPI clock rate as long as the SPI clock is 1 MHz or faster.

Register Read/Write Auto-Increment

A register read or write command begins with the address specified in the command and auto-increments for each additional byte in the transfer. To avoid address wrapping and side effects of reading registers multiple times, the auto-increment halts at the invalid Register Address 63 (0x3F).

INVALID ADDRESSES AND ADDRESS FOLDING

The ADXL363 has a 6-bit address bus, mapping only 64 registers in the possible 256 register address space. The addresses do not fold to repeat the registers at addresses above 64. Attempted access to register addresses above 64 map to the invalid register at 63 (0x3F) and have no functional effect.

Address 0x00 to Address 0x2E are for customer access, as described in the Register Map section. Address 0x2F to Address 0x3F are reserved for factory use.

LATENCY RESTRICTIONS

Reading any of the data registers (Register 0x08 to Register 0x0A or Register 0x0E to Register 0x15) clears the data ready interrupt. There can be as much as an 80 μs delay from reading a register to the clearing of the data ready interrupt.

Other register reads, register writes, and FIFO reads have no latency restrictions.

INVALID COMMANDS

Commands other than 0x0A, 0x0B, and 0x0D have no effect. The MISO output remains in a high impedance state, and the bus keeper holds the MISO line at its last value.



Figure 36. Register Read




Figure 37. Register Write (Receive Instruction Only)




Figure 38. Burst Read




Figure 39. Burst Write (Receive Instruction Only)



Figure 40. FIFO Read



Figure 41. Timing Diagram for SPI Receive Instructions



Figure 42. Timing Diagram for SPI Send Instructions (Shaded Portions of Figure 36, Figure 38, and Figure 40)

Table 11. SPI Digital Input/Output

Parameter	Test Conditions/Comments	Limit ¹		Unit
		Min	Max	
Digital Input				
Low Level Input Voltage (V_{IL})			$0.3 \times V_{DD I/O}$	V
High Level Input Voltage (V_{IH})		$0.7 \times V_{DD I/O}$		V
Low Level Input Current (I_{IL})	$V_{IN} = V_{DD I/O}$		0.1	μA
High Level Input Current (I_{IH})	$V_{IN} = 0 V$	-0.1		μA
Digital Output				
Low Level Output Voltage (V_{OL})	$I_{OL} = 10 mA$		$0.2 \times V_{DD I/O}$	V
High Level Output Voltage (V_{OH})	$I_{OH} = -4 mA$	$0.8 \times V_{DD I/O}$		V
Low Level Output Current (I_{OL})	$V_{OL} = V_{OL, max}$	10		mA
High Level Output Current (I_{OH})	$V_{OH} = V_{OH, min}$		-4	mA

¹ Limits based on characterization results; not production tested.

Table 12. SPI Timing (T_A = 25°C, V_S = 2.0 V, V_{DD I/O} = 2.0 V)

Parameter	Limit ^{1, 2}		Unit	Description
	Min	Max		
f _{CLK} ³	2.4	8000	kHz	SCLK Frequency
C _{SS}	100		ns	\overline{CS} Setup Time
t _{CSH}	100		ns	\overline{CS} Hold Time
t _{CSD}	20		ns	\overline{CS} Disable Time
t _{SU}	20		ns	Data Setup Time
t _{HD}	20		ns	Data Hold Time
t _R	0	100	ns	SCLK Rise Time
t _F	0	100	ns	SCLK Fall Time
t _{HIGH}	50		ns	SCLK High Time
t _{LOW}	50		ns	SCLK Low Time
t _{CLD}	100		ns	SCLK Delay Time
t _{CLE}	25		ns	SCLK Enable Time
t _V	0	35	ns	Output Valid from SCLK Low
t _{HO}	0	200	ns	Output Hold Time
t _{DIS}	0	25	ns	Output Disable Time

¹ Limits based on design targets; not production tested.

² The timing values are measured corresponding to the input thresholds (V_{IL} and V_{IH}) given in Table 11.

³ The minimum limit is only necessary when using FIFO.

REGISTER MAP

Table 13. Register Summary

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x00	DEVID_AD	[7:0]	DEVID_AD[7:0]									0xAD	R
0x01	DEVID_MST	[7:0]	DEVID_MST[7:0]									0x1D	R
0x02	DEVID	[7:0]	DEVID[7:0]									0xF3	R
0x03	REVID	[7:0]	REVID[7:0]									0x01	R
0x08	XDATA	[7:0]	XDATA[7:0]									0x00	R
0x09	YDATA	[7:0]	YDATA[7:0]									0x00	R
0x0A	ZDATA	[7:0]	ZDATA[7:0]									0x00	R
0x0B	STATUS	[7:0]	ERR_USER_REGS	AWAKE	INACT	ACT	FIFO_OVERRUN	FIFO_WATERMARK	FIFO_READY	DATA_READY	0x40	R	
0x0C	FIFO_ENTRIES_L	[7:0]	FIFO_ENTRIES_L[7:0]									0x00	R
0x0D	FIFO_ENTRIES_H	[7:0]	UNUSED						FIFO_ENTRIES_H[1:0]			0x00	R
0x0E	XDATA_L	[7:0]	XDATA_L[7:0]									0x00	R
0x0F	XDATA_H	[7:0]	SX				XDATA_H[3:0]					0x00	R
0x10	YDATA_L	[7:0]	YDATA_L[7:0]									0x00	R
0x11	YDATA_H	[7:0]	SX				YDATA_H[3:0]					0x00	R
0x12	ZDATA_L	[7:0]	ZDATA_L[7:0]									0x00	R
0x13	ZDATA_H	[7:0]	SX				ZDATA_H[3:0]					0x00	R
0x14	TEMP_L	[7:0]	TEMP_L[7:0]									0x00	R
0x15	TEMP_H	[7:0]	SX				TEMP_H[3:0]					0x00	R
0x16	ADC_DATA_L	[7:0]	ADC_DATA_L[7:0]									0x00	R
0x17	ADC_DATA_H	[7:0]	SX				ADC_DATA_H[2:0]					0x00	R
0x1F	SOFT_RESET	[7:0]	SOFT_RESET[7:0]									0x00	W
0x20	THRESH_ACT_L	[7:0]	THRESH_ACT_L[7:0]									0x00	RW
0x21	THRESH_ACT_H	[7:0]	UNUSED					THRESH_ACT_H[2:0]				0x00	RW
0x22	TIME_ACT	[7:0]	TIME_ACT[7:0]									0x00	RW
0x23	THRESH_INACT_L	[7:0]	THRESH_INACT_L[7:0]									0x00	RW
0x24	THRESH_INACT_H	[7:0]	UNUSED					THRESH_INACT_H[2:0]				0x00	RW
0x25	TIME_INACT_L	[7:0]	TIME_INACT_L[7:0]									0x00	RW
0x26	TIME_INACT_H	[7:0]	TIME_INACT_H[7:0]									0x00	RW
0x27	ACT_INACT_CTL	[7:0]	UNUSED			LINKLOOP		INACT_REF	INACT_EN	ACT_REF	ACT_EN	0x00	RW
0x28	FIFO_CONTROL	[7:0]	UNUSED					AH	FIFO_TEMP	FIFO_MODE		0x00	RW
0x29	FIFO_SAMPLES	[7:0]	FIFO_SAMPLES[7:0]									0x80	RW
0x2A	INTMAP1	[7:0]	INT_LOW	AWAKE	INACT	ACT	FIFO_OVERRUN	FIFO_WATERMARK	FIFO_READY	DATA_READY	0x00	RW	
0x2B	INTMAP2	[7:0]	INT_LOW	AWAKE	INACT	ACT	FIFO_OVERRUN	FIFO_WATERMARK	FIFO_READY	DATA_READY	0x00	RW	
0x2C	FILTER_CTL	[7:0]	RANGE		RES	HALF_BW	EXT_SAMPLE	ODR			0x13	RW	
0x2D	POWER_CTL	[7:0]	ADC_EN	EXT_CLK	LOW_NOISE		WAKEUP	AUTOSLEEP	MEASURE		0x00	RW	
0x2E	SELF_TEST	[7:0]	UNUSED								ST	0x00	RW

REGISTER DETAILS

This section describes the functions of the [ADXL363](#) registers. The [ADXL363](#) powers up with default register values as shown in the reset column of Table 13 in the Register Map section.

Make any changes to the registers before the POWER_CTL register (Register 0x00 to Register 0x2C) with the device in standby. If changes are made while the [ADXL363](#) is in measurement mode, they may be effective for only part of a measurement.

DEVICE ID REGISTERS

Address: 0x00, Reset: 0xAD, Name: DEVID_AD

This register contains the Analog Devices, Inc., accelerometer ID, 0xAD.

B7	B6	B5	B4	B3	B2	B1	B0
1	0	1	0	1	1	0	1

Address: 0x01, Reset: 0x1D, Name: DEVID_MST

This register contains the Analog Devices MEMS device ID, 0x1D.

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	1	1	1	0	1

Address: 0x02, Reset: 0xF3, Name: DEVID

This register contains the device ID, 0xF3 (363 octal).

B7	B6	B5	B4	B3	B2	B1	B0
1	1	1	1	0	0	1	1

SILICON REVISION ID REGISTER

Address: 0x03, Reset: 0x01, Name: REVID

This register contains the product revision ID, beginning with 0x01 and incrementing for each subsequent revision.

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	1

X-AXIS DATA (8 MSB) REGISTER

Address: 0x08, Reset: 0x00, Name: XDATA

This register holds the eight most significant bits of the x-axis acceleration data. This limited resolution data register is used in power conscious applications where eight bits of data are sufficient: energy can be conserved by reading only one byte of data per axis, rather than two.

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	0

Y-AXIS DATA (8 MSB) REGISTER

Address: 0x09, Reset: 0x00, Name: YDATA

This register holds the eight most significant bits of the y-axis acceleration data. This limited resolution data register is used in power conscious applications where eight bits of data are sufficient: energy can be conserved by reading only one byte of data per axis, rather than two.

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	0

Z-AXIS DATA (8 MSB) REGISTER

Address: 0x0A, Reset: 0x00, Name: ZDATA

This register holds the eight most significant bits of the z-axis acceleration data. This limited resolution data register is used in power conscious applications where eight bits of data are sufficient: energy can be conserved by reading only one byte of data per axis, rather than two.

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	0

STATUS REGISTER

Address: 0x0B, Reset: 0x40, Name: STATUS

This register includes the following bits that describe various conditions of the [ADXL363](#).**Table 14. Bit Descriptions for STATUS**

Bits	Bit Name	Settings	Description	Reset	Access
7	ERR_USER_REGS		SEU Error Detect. 1 indicates one of two conditions: either an SEU event, such as an alpha particle or a power glitch, has disturbed a user register setting or the ADXL363 is not configured. This bit is high upon both startup and soft reset, and resets as soon as any register write commands are performed.	0x0	R
6	AWAKE		Indicates whether the accelerometer is in an active (awake = 1) or inactive (awake = 0) state, based on the activity and inactivity functionality. To enable autosleep, activity and inactivity detection must be in linked mode or loop mode (LINKLOOP bits in the ACT_INACT_CTL register); otherwise, this bit defaults to 1.	0x1	R
5	INACT		Inactivity. 1 indicates that the inactivity detection function has detected an inactivity or a free fall condition.	0x0	R
4	ACT		Activity. 1 indicates that the activity detection function has detected an overthreshold condition.	0x0	R
3	FIFO_OVERRUN		FIFO Overrun. 1 indicates that the FIFO has overrun or overflowed, such that new data replaces unread data. See the Using FIFO Interrupts section for details.	0x0	R
2	FIFO_WATERMARK		FIFO Watermark. 1 indicates that the FIFO contains at least the desired number of samples, as set in the FIFO_SAMPLES register. See the Using FIFO Interrupts section for details.	0x0	R
1	FIFO_READY		FIFO Ready. 1 indicates that there is at least one sample available in the FIFO output buffer. See the Using FIFO Interrupts section for details.	0x0	R
0	DATA_READY		Data Ready. 1 indicates that a new valid sample is available to be read. This bit clears when a FIFO read is performed. See the Data Ready Interrupt section for more details.	0x0	R

FIFO ENTRIES REGISTERS

These registers indicate the number of valid data samples present in the FIFO buffer. This number ranges from 0 to 512 or 0x00 to 0x200. FIFO_ENTRIES_L contains the least significant byte. FIFO_ENTRIES_H contains the two most significant bits. Bits[15:10] of FIFO_ENTRIES_H are unused (represented as X = don't care).

Address: 0x0C, Reset: 0x00, Name: FIFO_ENTRIES_L

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	LSB

Address: 0x0D, Reset: 0x00, Name: FIFO_ENTRIES_H

B15	B14	B13	B12	B11	B10	B9	B8
X	X	X	X	X	X	MSB	0

X-AXIS DATA REGISTERS

These two registers contain the twos complement, sign extended (SX) x-axis acceleration data. XDATA_L contains the eight least significant bits (LSBs), and XDATA_H contains the four most significant bits (MSBs) of the 12-bit value.

The sign extension bits (B[15:12], denoted as SX in the XDATA_H bit map that follows) have the same value as the MSB (B11).

Address: 0x0E, Reset: 0x00, Name: XDATA_L

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	LSB

Address: 0x0F, Reset: 0x00, Name: XDATA_H

B15	B14	B13	B12	B11	B10	B9	B8
SX	SX	SX	SX	MSB	0	0	0

Y-AXIS DATA REGISTERS

These two registers contain the twos complement, sign extended (SX) y-axis acceleration data. YDATA_L contains the eight LSBs and YDATA_H contains the four MSBs of the 12-bit value.

The sign extension bits (B[15:12], denoted as SX in the YDATA_H bit map that follows) have the same value as the MSB (B11).

Address: 0x10, Reset: 0x00, Name: YDATA_L

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	LSB

Address: 0x11, Reset: 0x00, Name: YDATA_H

B15	B14	B13	B12	B11	B10	B9	B8
SX	SX	SX	SX	MSB	0	0	0

Z-AXIS DATA REGISTERS

These two registers contain the twos complement, sign extended (SX) z-axis acceleration data. ZDATA_L contains the eight LSBs, and ZDATA_H contains the four MSBs of the 12-bit value.

The sign extension bits (Bits[15:12], denoted as SX in the ZDATA_H bit map that follows) have the same value as the MSB (B11).

Address: 0x12, Reset: 0x00, Name: ZDATA_L

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	LSB

Address: 0x13, Reset: 0x00, Name: ZDATA_H

B15	B14	B13	B12	B11	B10	B9	B8
SX	SX	SX	SX	MSB	0	0	0

TEMPERATURE DATA REGISTERS

These two registers contain the twos complement, sign extended (SX) temperature sensor output data. TEMP_L contains the eight LSBs, and TEMP_H contains the four MSBs of the 12-bit value. The value is sign extended; therefore, Bits[15:12] of TEMP_H are all 0s or all 1s, based on the value of Bit B11.

The sign extension bits (B[15:12], denoted as SX in the TEMP_H bit map that follows) have the same value as the MSB (B11).

Address: 0x14, Reset: 0x00, Name: TEMP_L

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	LSB

Address: 0x15, Reset: 0x00, Name: TEMP_H

B15	B14	B13	B12	B11	B10	B9	B8
SX	SX	SX	SX	MSB	0	0	0

ADC DATA REGISTERS

These two registers contain the twos complement, sign extended (SX) output of the auxiliary ADC.

ADC_DATA_L contains the eight LSBs, and ADC_DATA_H contains the four MSBs of the 12-bit value.

The sign extension bits (B[15:12], denoted as SX in the ADC_DATA_H bit map that follows) have the same value as the MSB (B11).

Address: 0x16, Reset: 0x00, Name: ADC_DATA_L

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	LSB

Address: 0x17, Reset: 0x00, Name: ADC_DATA_H

B15	B14	B13	B12	B11	B10	B9	B8
SX	SX	SX	SX	MSB	0	0	0

SOFT RESET REGISTER

Address: 0x1F, Reset: 0x00, Name: SOFT_RESET

Writing Code 0x52 (representing the letter, R, in ASCII or unicode) to this register immediately resets the ADXL363. All register settings are cleared, and the sensor is placed in standby. Interrupt pins are configured to a high output impedance mode and held to a valid state by bus keepers.

This is a write-only register. If read, data in it is always 0x00.

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	0

ACTIVITY THRESHOLD REGISTERS

To detect activity, the ADXL363 compares the absolute value of the 12-bit (signed) acceleration data with the 11-bit (unsigned) THRESH_ACT value. See the Motion Detection section for more information on activity detection.

The term, THRESH_ACT, refers to an 11-bit unsigned value comprising the THRESH_ACT_L register, which holds its eight LSBs; and the THRESH_ACT_H register, which holds its three MSBs.

THRESH_ACT is set in codes; the value in g depends on the measurement range setting that is selected.

$$THRESH_ACT [g] = THRESH_ACT [codes] / Scale Factor [codes per g]$$

Address: 0x20, Reset: 0x00, Name: THRESH_ACT_L

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	LSB

Address: 0x21, Reset: 0x00, Name: THRESH_ACT_H

B15	B14	B13	B12	B11	B10	B9	B8
x	x	x	x	x	MSB	0	0

ACTIVITY TIME REGISTER

Address: 0x22, Reset: 0x00, Name: TIME_ACT

The activity timer implements a robust activity detection that minimizes false positive motion triggers. When the timer is used, only sustained motion can trigger activity detection. Refer to the Fewer False Positives section for additional information.

The value in this register sets the number of consecutive samples that must have at least one axis greater than the activity threshold (set by THRESH_ACT) for an activity event to be detected.

The time (in seconds) is given by the following equation:

$$Time = TIME_ACT / ODR$$

where:

TIME_ACT is the value set in this register.

ODR is the output data rate set in the FILTER_CTL register (Address 0x2C).

Setting the activity time to 0x00 has the same result as setting this time to 0x01: activity is detected when a single acceleration sample has at least one axis greater than the activity threshold (THRESH_ACT).

When the accelerometer is in wake-up mode, the TIME_ACT value is ignored, and activity is detected based on a single acceleration sample.

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	0

INACTIVITY THRESHOLD REGISTERS

To detect inactivity, the absolute value of the 12-bit acceleration data is compared with the 11-bit (unsigned) THRESH_INACT value. See the Motion Detection section for more information.

The term, THRESH_INACT, refers to an 11-bit unsigned value comprising the THRESH_INACT_L registers, which holds its eight LSBs, and the THRESH_INACT_H register, which holds its three MSBs.

This 11-bit unsigned value sets the threshold for inactivity detection. This value is set in codes; the value (in g) depends on the measurement range setting selected:

$$THRESH_INACT [g] = THRESH_INACT [codes] / Scale Factor [codes per g]$$

Address: 0x23, Reset: 0x00, Name: THRESH_INACT_L

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	LSB

Address: 0x24, Reset: 0x00, Name: THRESH_INACT_H

B15	B14	B13	B12	B11	B10	B9	B8
x	x	x	x	x	MSB	0	0

INACTIVITY TIME REGISTERS

The 16-bit value in these registers sets the number of consecutive samples that must have all axes lower than the inactivity threshold (set by THRESH_INACT) for an inactivity event to be detected.

The TIME_INACT_L register holds the eight LSBs, and the TIME_INACT_H register holds the eight MSBs of the 16-bit TIME_INACT value.

The time in seconds can be calculated as

$$Time = TIME_INACT / ODR$$

where:

TIME_INACT is the 16-bit value set by the TIME_INACT_L register (eight LSBs) and the TIME_INACT_H register (eight MSBs). ODR is the output data rate set in the FILTER_CTL register (Address 0x2C).

The 16-bit value allows for long inactivity detection times. The maximum value is 0xFFFF or 65,535 samples. At the lowest output data rate, 12.5 Hz, this equates to almost 90 minutes. In this configuration, the accelerometer must be stationary for 90 minutes before putting its system to sleep.

Setting the inactivity time to 0x00 has the same result as setting this time to 0x01: inactivity is detected when a single acceleration sample has all axes lower than the inactivity threshold (THRESH_INACT).

Address: 0x25, Reset: 0x00, Name: TIME_INACT_L

B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	LSB

Address: 0x26, Reset: 0x00, Name: TIME_INACT_H

B15	B14	B13	B12	B11	B10	B9	B8
MSB	0	0	0	0	0	0	0

ACTIVITY/INACTIVITY CONTROL REGISTER

Address: 0x27, Reset: 0x00, Name: ACT_INACT_CTL



Table 15. Bit Descriptions for ACT_INACT_CTL

Bits	Bit Name	Settings	Description	Reset	Access
[7:6]	UNUSED		Unused Bits.	0x0	RW
[5:4]	LINKLOOP	X0 01 11	Link/Loop Mode Enable. Default Mode. Activity and inactivity detection are both enabled, and their interrupts (if mapped) must be acknowledged by the host processor by reading the status register. Autosleep is disabled in this mode. Use this mode for free fall detection applications. Linked Mode. Activity and inactivity detection are linked sequentially such that only one is enabled at a time. Their interrupts (if mapped) must be acknowledged by the host processor by reading the status register. Loop Mode. Activity and inactivity detection are linked sequentially such that only one is enabled at a time, and their interrupts are internally acknowledged (do not need to be serviced by the host processor). To use either linked or looped mode, both ACT_EN (Bit 0) and INACT_EN (Bit 2) must be set to 1; otherwise, the default mode is used. For additional information, refer to the Linking Activity and Inactivity Detection section.	0x0	RW
3	INACT_REF		Inactivity Referenced/Absolute Select. 1 = inactivity detection function operates in referenced mode. 0 = inactivity detection function operates in absolute mode.	0x0	RW
2	INACT_EN		Inactivity Enable. 1 = enables the inactivity (underthreshold) functionality.	0x0	RW
1	ACT_REF		Activity Referenced/Absolute Select. 1 = activity detection function operates in referenced mode. 0 = activity detection function operates in absolute mode.	0x0	RW
0	ACT_EN		Activity Enable. 1 = enables the activity (overthreshold) functionality.	0x0	RW

FIFO CONTROL REGISTER

Address: 0x28, Reset: 0x00, Name: FIFO_CONTROL




Table 16. Bit Descriptions for FIFO_CONTROL

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	UNUSED		Unused Bits.	0x0	RW
3	AH		Above Half. This bit is the MSB of the FIFO_SAMPLES register, allowing FIFO samples a range of 0 to 511.	0x0	RW
2	FIFO_TEMP		Enables storing temperature data in the FIFO. 1 = temperature data is stored in the FIFO together with x-, y-, and z-axis acceleration data.	0x0	RW
[1:0]	FIFO_MODE	00 01 10 11	Enable the FIFO and selects the mode. FIFO is disabled. Oldest saved mode. Stream mode. Triggered mode.	0x0	RW

FIFO SAMPLES REGISTER

Address: 0x29, Reset: 0x80, Name: FIFO_SAMPLES

The value in this register specifies the number of samples to store in the FIFO. The AH bit in the FIFO_CONTROL register (Address 0x28) is used as the MSB of this value. The full range of FIFO samples is 0 to 511.

The default value of this register is 0x80 to avoid triggering the FIFO watermark interrupt (see the FIFO Watermark section for more information).



The following bit map is duplicated from the FIFO Control Register section to indicate the AH bit.



Address: 0x2A, Reset: 0x00, Name: INTMAP1



Table 17. Bit Descriptions for INTMAP1

Bits	Bit Name	Settings	Description	Reset	Access
7	INT_LOW		Interrupt Active Low. 1 = INT1 pin is active low.	0x0	RW
6	AWAKE		Awake Interrupt. 1 = maps the awake status to INT1 pin.	0x0	RW
5	INACT		Inactivity Interrupt. 1 = maps the inactivity status to INT1 pin.	0x0	RW
4	ACT		Activity Interrupt. 1 = maps the activity status to INT1 pin.	0x0	RW
3	FIFO_OVERRUN		FIFO Overrun Interrupt. 1 = maps the FIFO overrun status to INT1 pin.	0x0	RW
2	FIFO_WATERMARK		FIFO Watermark Interrupt. 1 = maps the FIFO watermark status to INT1 pin.	0x0	RW
1	FIFO_READY		FIFO Ready Interrupt. 1 = maps the FIFO ready status to INT1 pin.	0x0	RW
0	DATA_READY		Data Ready Interrupt. 1 = maps the data ready status to INT1 pin.	0x0	RW

Address: 0x2B, Reset: 0x00, Name: INTMAP2



Table 18. Bit Descriptions for INTMAP2

Bits	Bit Name	Settings	Description	Reset	Access
7	INT_LOW		Interrupt Active Low. 1 = INT2 pin is active low.	0x0	RW
6	AWAKE		Awake Interrupt. 1 = maps the awake status to INT2 pin.	0x0	RW
5	INACT		Inactivity Interrupt. 1 = maps the inactivity status to INT2 pin.	0x0	RW
4	ACT		Activity Interrupt. 1 = maps the activity status to INT2 pin.	0x0	RW
3	FIFO_OVERRUN		FIFO Overrun Interrupt. 1 = maps the FIFO overrun status to INT2 pin.	0x0	RW
2	FIFO_WATERMARK		FIFO Watermark Interrupt. 1 = maps the FIFO watermark status to INT2 pin.	0x0	RW
1	FIFO_READY		FIFO Ready Interrupt. 1 = maps the FIFO ready status to INT2 pin.	0x0	RW
0	DATA_READY		Data Ready Interrupt. 1 = maps the data ready status to INT2 pin.	0x0	RW

FILTER CONTROL REGISTER

Address: 0x2C, Reset: 0x13, Name: FILTER_CTL



Table 19. Bit Descriptions for FILTER_CTL

Bits	Bit Name	Settings	Description	Reset	Access
[7:6]	RANGE	00 01 1X	Measurement Range Selection. ±2 g (reset default). ±4 g. ±8 g.	0x0	RW
5	RES		Reserved.	0x0	RW
4	HALF_BW		Halved Bandwidth. Additional information is provided in the Antialiasing section. 1 = the bandwidth of the antialiasing filters is set to ¼ the output data rate (ODR) for more conservative filtering. 0 = the bandwidth of the filters is set to ½ the ODR for a wider bandwidth.	0x1	
3	EXT_SAMPLE		External Sampling Trigger. 1 = the INT2 pin is used for external conversion timing control. Refer to the Using Synchronized Data Sampling section for more information.	0x0	RW
[2:0]	ODR	000 001 010 011 100 101...111	Output Data Rate. Selects the ODR and configures internal filters to a bandwidth of ½ or ¼ the selected ODR, depending on the HALF_BW bit setting. 12.5 Hz. 25 Hz. 50 Hz. 100 Hz (reset default). 200 Hz. 400 Hz.	0x3	RW

POWER CONTROL REGISTER

Address: 0x2D, Reset: 0x00, Name: POWER_CTL




Table 20. Bit Descriptions for POWER_CTL

Bits	Bit Name	Settings	Description	Reset	Access
7	ADC_EN		ADC Enable. 1 = ADC is enabled. The signal on the ADC input pin is converted and the corresponding digital value is made available in the ADC_DATA_H and ADC_DATA_L registers. Data in these registers is updated at the ODR selected in the FILTER_CTL register. 0 = ADC is disabled.	0x0	RW
6	EXT_CLK		External Clock. See the Using an External Clock section for additional details. 1 = the accelerometer runs off the external clock provided on the INT1 pin.	0x0	RW
[5:4]	LOW_NOISE	00 01 10 11	Selects Power vs. Noise Tradeoff: Normal operation (reset default). Low noise mode. Ultralow noise mode. Reserved.	0x0	RW
3	WAKEUP		Wake-Up Mode. See the Operating Modes section for a detailed description of wake-up mode. 1 = the device operates in wake-up mode.	0x0	RW
2	AUTOSLEEP		Autosleep. Activity and inactivity detection must be in linked mode or loop mode (LINK/LOOP bits in ACT_INACT_CTL register) to enable autosleep; otherwise, the bit is ignored. See the Motion Detection section for details. 1 = autosleep is enabled, and the device enters wake-up mode automatically upon detection of inactivity.	0x0	RW
[1:0]	MEASURE	00 01 10 11	Selects Measurement Mode or Standby. Standby. Reserved. Measurement mode. Reserved.	0x0	RW

SELF TEST REGISTER

Address: 0x2E, Reset: 0x00, Name: SELF_TEST

Refer to the Self Test section for information on the operation of the self test feature, and see the Using Self Test section for guidelines on how to use this functionality.



Table 21. Bit Descriptions for SELF_TEST

Bits	Bit Name	Settings	Description	Reset	Access
[7:1]	UNUSED		Unused Bits.	0x0	RW
0	ST		Self Test. 1 = a self test force is applied to the x-, y-, and z-axes.	0x0	RW

APPLICATIONS INFORMATION

APPLICATION EXAMPLES

This section includes a few application circuits, highlighting useful features of the [ADXL363](#).

Device Configuration

This section outlines the procedure for configuring the device and acquiring data. In general, the procedure follows the sequence of the register map, starting with Register 0x20, THRESH_ACT_L.

1. Set activity and inactivity thresholds and timers.
 - a. Write to Register 0x20 to Register 0x26.
 - b. To minimize false positive motion triggers, set the TIME_ACT register greater than 1.
2. Configure activity and inactivity functions.
 - a. Write to Register 0x27.
3. Configure FIFO.
 - a. Write to Register 0x28 and Register 0x29.
4. Map interrupts.
 - a. Write to Register 0x2A and Register 0x2B.
5. Configure general device settings.
 - a. Write to Register 0x2C.
6. Turn measurement on.
 - a. Write to Register 0x2D.
7. Wait 4/ODR for data to settle before reading the data registers.

Settings for each of the registers vary based on application requirements. For more information, see the Register Details section.



Figure 43. Awake Signal to Control Power to Downstream Circuitry

Autonomous Motion Switch

The features of the [ADXL363](#) make it ideal for use as an autonomous motion switch. The example outlined here implements a switch that, once configured, operates without the intervention of a host processor to intelligently manage system

power. In this example, the awake signal, mapped to the INT2 pin, drives a high-side power switch, such as the [ADP195](#), to control power to the downstream circuitry.

Startup Routine

This routine assumes a $\pm 2 g$ measurement range and operation in wake-up mode.

1. Write 250 decimal (0xFA) to Register 0x20, and write 0 to Register 0x21 to set activity threshold to 250 mg.
2. Write 150 decimal (0x96) to Register 0x23, and write 0 to Register 0x24 to set inactivity threshold to 150 mg.
3. Write 30 decimal (0x1E) to Register 0x25 to set inactivity timer to 30 samples or about 5 seconds.
4. Write 0x3F to Register 0x27 to configure motion detection in loop mode and enables referenced activity and inactivity detection.
5. Configure FIFO as desired.
6. Write 0x40 to Register 0x2B to map the awake bit to INT2. The INT2 pin is tied to the gate of the switch.
7. Write 0x8A to Register 0x2D to begin the measurement in wake-up mode (six samples per second), with ADC enabled.

USING EXTERNAL TIMING

Using an External Clock

The [ADXL363](#) has a built-in clock that, by default, is used for clocked internal operations, including for setting the ODR. Where a more accurate frequency setting is desired, an external clock can be provided and used.

Figure 44 shows an application diagram for using the INT1 pin as the input for an external clock. In this mode, the external clock determines all accelerometer timing, including the output data rate and bandwidth. The external clock must operate at or below 51.2 kHz. Additional information is provided in the External Clock section.

To enable this feature, at the end of the desired start-up routine, set Bit 6 in the POWER_CTL register; for example, write 0x42 to this register to enable the use of an external clock and place the accelerometer in measurement mode.



Figure 44. Using the INT1 Pin as External Clock Input

Using Synchronized Data Sampling

For applications that require a precisely timed measurement, the [ADXL363](#) features an option to synchronize data sampling of all its sensors to an external trigger. The EXT_SAMPLE bit (Bit 3) in the FILTER_CTL Register (Address 0x2C) enables this feature. When the EXT_SAMPLE bit is set to 1, the INT2 pin is automatically reconfigured for use as the sync trigger input.

When external triggering is enabled, it is up to the system designer to ensure that the sampling frequency meets system requirements. Sampling too infrequently causes aliasing. Noise can be lowered by oversampling; however, sampling at too high a frequency may not allow enough time for the accelerometer to process the acceleration data and convert it to valid digital output.

When Nyquist criteria are met, signal integrity is maintained. An internal antialiasing filter is available in the [ADXL363](#) and can assist the system designer in maintaining signal integrity. To prevent aliasing, set the filter bandwidth to a frequency that is no greater than $\frac{1}{2}$ the sampling rate. For example, when sampling at 100 Hz, set the filter pole to no higher than 50 Hz. The filter pole is set via the ODR bits in the FILTER_CTL register (Address 0x2C). The filter bandwidth is set to $\frac{1}{2}$ the ODR and is set via these bits. Even though the ODR is ignored (because the data rate is set by the external trigger), the filter is still applied at the specified bandwidth.

Because of internal timing requirements, the trigger signal applied to Pin INT2 must meet the following criteria:

- The trigger signal is active high.
- The pulse width of the trigger signal must be at least 25 μ s.
- The trigger must be deasserted for at least 25 μ s before it is reasserted.
- The maximum sampling frequency that is supported is 625 Hz (typical). The minimum sampling frequency is set only by system requirements. Samples do not need to be polled at any minimum rate; however, if samples are polled at a rate lower than the bandwidth set by the antialiasing filter, then aliasing may occur.

How to Set Up Synchronized Data Sampling

The [ADXL363](#) includes a provision for a sample trigger input. Figure 45 shows an application diagram for using the INT2 pin as a trigger for synchronized sampling. Acceleration samples are produced every time this trigger is activated.

To use the sample trigger feature, near the end of the desired start-up routine, set Bit 3 in the FILTER_CTL register; for example, write 0x4B to this register to enable the trigger and configure the accelerometer for ± 8 g measurement range and 100 Hz ODR. A sample is acquired every time a pulse is transmitted to the sampling trigger input (INT2 pin). The pulse is active high, and the sampling trigger input idles in the low state.



Figure 45. Using the INT2 Pin to Trigger Synchronized Sampling

POWER

Power Supply Decoupling

Figure 46 shows the recommended bypass capacitors for use with the [ADXL363](#).



Figure 46. Recommended Bypass Capacitors

A 0.1 μ F ceramic capacitor (C_S) at V_S and a 0.1 μ F ceramic capacitor (C_{IO}) at $V_{DD I/O}$ is placed as near the [ADXL363](#) as possible. Supply pins are recommended to adequately decouple the accelerometer from noise on the power supply. It is also recommended that V_S and $V_{DD I/O}$ be separate supplies to minimize digital clocking noise on the V_S supply. If this is not possible, additional filtering of the supplies may be necessary.

If additional decoupling is necessary, place a resistor or ferrite bead, no larger than 100 Ω , in series with V_S . Additionally, increasing the bypass capacitance on V_S to a 1 μ F tantalum capacitor in parallel with a 0.1 μ F ceramic capacitor may also improve noise.

Ensure that the connection from the [ADXL363](#) ground to the power supply ground has low impedance because noise transmitted through ground has an effect similar to noise transmitted through V_S .

Power Supply Requirements

The [ADXL363](#) is designed to operate using supply voltage rails ranging from 1.8 V to 3.3 V. The operating voltage range (V_S), specified in Table 1, ranges from 1.6 V to 3.5 V to account for inaccuracies and transients of up to $\pm 10\%$ on the supply voltage.

The [ADXL363](#) does not require any particular start-up transient characteristics, except that it must always be started up from 0 V. When the device is in operation, any time power is removed from the [ADXL363](#) or falls below the operating voltage range, the supplies (V_S , $V_{DD I/O}$, and any bypass capacitors) must be discharged completely before power is reapplied. To enable supply discharge, it is recommended to power the device from a microcontroller GPIO, connect a shutdown discharge switch

to the supply (see Figure 47), or use a voltage regulator with a shutdown discharge feature, such as the ADP160.



NOTES
 1. THE ADXL363 SUPPLIES MUST BE DISCHARGED FULLY EACH TIME THE VOLTAGE ON THEM DROPS BELOW THE SPECIFIED OPERATING RANGE. A SHUTDOWN SWITCH IS ONE WAY TO DISCHARGE THE SUPPLIES.

Figure 47. Using a Switch to Discharge the ADXL363 Supplies

FIFO MODES

The FIFO is a 512-sample memory buffer that can be used to save power, unburden the host processor, and autonomously record data.

The 512 FIFO samples can be allotted as one of the following:

- 170 sample sets of concurrent 3-axis data
- 128 sample sets of concurrent 3-axis and temperature data

The FIFO operates in one of the four modes (FIFO disabled, oldest saved mode, stream mode, and triggered mode) described in this section.

FIFO Disabled

When the FIFO is disabled, no data is stored in it and any data already stored in it is cleared.

The FIFO is disabled by setting the FIFO_MODE bits in the FIFO_CONTROL register (Address 0x28) to Binary Value 0b00.

Oldest Saved Mode

In oldest saved mode, the FIFO accumulates data until it is full and then stops. Additional data is collected only when space is made available by reading samples out of the FIFO buffer. (This mode of operation is sometimes referred to as first N.)

The FIFO is placed into oldest saved mode by setting the FIFO_MODE bits in the FIFO_CONTROL register (Address 0x28) to Binary Value 0b01.

Stream Mode

In stream mode, the FIFO always contains the most recent data. The oldest sample is discarded when space is needed to make room for a newer sample. (This mode of operation is sometimes referred to as last N.)

Stream mode is useful for unburdening a host processor. The processor can tend to other tasks while data is being collected in the FIFO. When the FIFO fills to a certain number of samples (specified by the FIFO_SAMPLES register along with the AH bit in the FIFO_CONTROL register), it triggers a FIFO watermark interrupt (if this interrupt is enabled). At this point,

the host processor can read the contents of the entire FIFO and then return to its other tasks as the FIFO fills again.

The FIFO is placed into stream mode by setting the FIFO_MODE bits in the FIFO_CONTROL register (Address 0x28) to Binary Value 0b10.

Triggered Mode

In triggered mode, the FIFO saves samples surrounding an activity detection event. The operation is similar to a one-time run trigger on an oscilloscope. The number of samples to be saved prior to the activity event is specified in FIFO_SAMPLES (Register 0x29, along with the AH bit in the FIFO_CONTROL register, Address 0x28).

Place the FIFO in triggered mode by setting the FIFO_MODE bits in the FIFO_CONTROL register (Address 0x28) to Binary Value 0b11.

FIFO Configuration

The FIFO is configured via Register 0x28 and Register 0x29. Settings are described in detail in the FIFO Control Register section.

FIFO Interrupts

The FIFO can generate interrupts to indicate when samples are available, when a specified number of samples has been collected, and when the FIFO overflows and samples are lost. See the Using FIFO Interrupts section for more information.

Retrieving Data from FIFO

FIFO data is read by issuing a FIFO read command, described in the SPI Commands section. Data is formatted as a 16-bit value as represented in Table 22.

When reading data, the least significant byte (Bits[7:0]) is read first, followed by the most significant byte (Bits[B15:B8]). Bits[11:0] represent the 12-bit, two complement acceleration or temperature data. Bits[13:12] are sign extension bits, and Bits[15:14] indicate the type of data, as listed in Table 22. See Table 23 for a description of Bits[15:14].

Table 22. FIFO Buffer Data Format

B15	B14	B13	B12	B11 (MSB)	B10 to B1	B0 (LSB)
Data type		Sign extension		Data		

Table 23. Data Type Bits

Bits[15:14]	Type of Data
00	X-axis
01	Y-axis
10	Z-axis
11	Temperature

Because the data format is 16-bit, the data must be read from the FIFO two bytes at a time. When a multibyte read is performed, the number of bytes read must always be an even number. Multibyte reads of FIFO data can be performed with no limit on the number of bytes read. If additional bytes are read after the FIFO is empty, the data in the additional bytes are read as 0x00.

As each sample set is acquired, it is written into the FIFO in the following order:

- X-axis
- Y-axis
- Z-axis
- Temperature (optional)

Note that ADC data is not stored in the FIFO.

This pattern repeats until the FIFO is full, at which point the behavior depends on the FIFO mode (see the FIFO section). If the FIFO has insufficient space for four data entries (or three entries if temperature is not being stored), an incomplete sample set can be stored.

FIFO data is output on a per datum basis. As each data item is read, the same amount of space is freed up in the stack, which can lead to incomplete sample sets being present in the FIFO.

For additional system level FIFO applications, refer to the [AN-1025 Application Note, Utilization of the First In, First Out \(FIFO\) Buffer in Analog Devices, Inc. Digital Accelerometers](#).

INTERRUPTS

Several of the built-in functions of the [ADXL363](#) can trigger interrupts to alert the host processor of certain status conditions. This section describes the functionality of these interrupts.

Interrupt Pins

Interrupts can be mapped to either (or both) of two designated output pins, INT1 and INT2, by setting the appropriate bits in the INTMAP1 and INTMAP2 registers, respectively. All functions can be used simultaneously. If multiple interrupts are mapped

Table 24. Interrupt Pin Digital Output

Parameter	Test Conditions	Limit ¹		Unit
		Min	Max	
OUTPUT VOLTAGE				
Low Level (V_{OL})	$I_{OL} = 500 \mu A$		$0.2 \times V_{DD I/O}$	V
High Level (V_{OH})	$I_{OH} = -300 \mu A$	$0.8 \times V_{DD I/O}$		V
OUTPUT CURRENT				
Low Level (I_{OL})	$V_{OL} = V_{OL, max}$	500		μA
High Level (I_{OH})	$V_{OH} = V_{OH, min}$		-300	μA

¹ Limits based on design; not production tested.

to one pin, the OR combination of the interrupts determines the status of the pin.

If no functions are mapped to an interrupt pin, that pin is automatically configured to a high impedance (high-Z) state. The pins are also placed in the high-Z state upon a reset.

When a certain status condition is detected, the pin that condition is mapped to is activated. The configuration of the pin is active high by default so that, when it is activated, the pin goes high. However, this configuration can be switched to active low by setting the INT_LOW bit in the appropriate INTMAPx register.

The INTx pins can be connected to the interrupt input of a host processor where interrupts are responded to with an interrupt routine. Because multiple functions can be mapped to the same pin, the status register can be used to determine which condition caused the interrupt to trigger.

Clear interrupts in one of several ways, as follows:

- Read the status register (Address 0x0B) clears activity and inactivity interrupts.
- Read from the data registers. Address 0x08 to Address 0x0A or Address 0x0E to Address 0x15 clears the data ready interrupt.
- Read enough data from the FIFO buffer so that interrupt conditions are no longer met clears the FIFO ready, FIFO watermark, and FIFO overrun interrupts.

Both interrupt pins are push-pull low impedance pins with an output impedance of about 500 Ω (typical) and digital output specifications, as shown in Table 24. Both pins have bus keepers that hold them to a valid logic state when they are in a high impedance mode.

To prevent interrupts from being falsely triggered during configuration, disable interrupts while their settings, such as thresholds, timings, or other values, are configured.

Alternate Functions of Interrupt Pins

The INT1 and INT2 pins can be configured for use as input pins instead of for signaling interrupts. INT1 is used as an external clock input when the EXT_CLK bit (Bit 6) in the POWER_CTL register (Address 0x2D) is set. INT2 is used as the trigger input for synchronized sampling when the EXT_SAMPLE bit (Bit 3) in the FILTER_CTL register (Address 0x2C) is set. One or both of these alternate functions can be used concurrently; however, if an interrupt pin is used for its alternate function, it cannot simultaneously be used for its primary function, to signal interrupts.

External clocking and data synchronization are described in the Using External Timing section.

Activity and Inactivity Interrupts

The ACT bit (Bit 4) and INACT bit (Bit 5) in the status register (Address 0x0B) are set when activity and inactivity are detected, respectively. Detection procedures and criteria are described in the Motion Detection section.

Data Ready Interrupt

The DATA_READY bit (Bit 0) in the status register (Address 0x0B) is set when new valid data is available, and it is cleared when no new data is available.

The DATA_READY bit is not set while any of the data registers, Address 0x08 to Address 0x0A and Address 0x0E to Address 0x15, are being read. If DATA_READY = 0 prior to a register read and new data becomes available during the register read, DATA_READY remains at 0 until the read is complete and, only then, is set to 1.

If DATA_READY = 1 prior to a register read, it is cleared at the start of the register read.

If DATA_READY = 1 prior to a register read and new data becomes available during the register read, DATA_READY is cleared to 0 at the start of the register read and remains at 0 throughout the read. When the read is complete, DATA_READY is set to 1.

Using FIFO Interrupts

FIFO Watermark

The FIFO_WATERMARK bit (Bit 2) in the status register (Address 0x0B) is set when the number of samples stored in the FIFO is equal to or exceeds the number specified in the FIFO_SAMPLES register (Address 0x29) together with the AH bit (Bit 3) in the FIFO_CONTROL register (Address 0x28). The FIFO_WATERMARK bit is cleared automatically when enough samples are read from the FIFO, such that the number of samples remaining is lower than that specified.

If the number of FIFO samples is set to 0, the FIFO watermark interrupt is set. To avoid unexpectedly triggering this interrupt, the default value of the FIFO_SAMPLES register is 0x80.

FIFO Ready

The FIFO_READY bit (Bit 1) in Register 0x2A and Register 0x2B is set when there is at least one valid sample available in the FIFO output buffer. This bit is cleared when no valid data is available in the FIFO.

Overflow

The FIFO_OVERRUN bit (Bit 3) in the status register (Address 0x0B) is set when the FIFO has overrun or overflowed, such that new data replaces unread data. This may indicate a full FIFO that has not been emptied or a clocking error caused by a slow SPI transaction. If the FIFO is configured to oldest saved mode, an overrun event indicates that there is insufficient space available for a new sample.

The FIFO_OVERRUN bit is cleared automatically when the contents of the FIFO are read. Likewise, when the FIFO is disabled, the FIFO_OVERRUN bit is cleared.

USING SELF TEST

The self test function, described in the Self Test section, is enabled via the ST bit in the SELF_TEST register, Address 0x2E. The recommended procedure for using the self test functionality is as follows:

1. Read acceleration data for the x-, y-, and z-axes.
2. Assert self test by setting the ST bit in the SELF_TEST register, Address 0x2E.
3. Wait 1/ODR for the output to settle to its new value.
4. Read acceleration data for the x-, y-, and z-axes. Compare to the values from Step 1, and convert the difference from LSB to mg by multiplying by the scale factor. If the observed difference falls within the self test output change specification listed in Table 2, the device passes self test and is deemed operational.
5. Deassert self test by clearing the ST bit in the SELF_TEST register, Address 0x2E.

The self test output change specification is given for $V_s = 2.0$ V. Because the electrostatic force is proportional to V_s^2 and the scale factor of the device is ratiometric to V_s , the output change varies with V_s . The scale factors shown in Table 25 can be used to adjust the expected self test output limits for different supply voltages, V_s .

Note that at higher voltages, self test deltas may exceed 1 g. If the measurement is performed with one axis experiencing 1 g due to gravity, and if the accelerometer is configured for a ± 2 g measurement range, the axis that is aligned with the field of gravity may reach 2 g and its output clips (saturates to its full-scale value). To alleviate this, self test can be measured with the y-axis aligned with gravity (where the y-axis self test output change is negative), or with the accelerometer configured for a ± 4 g or ± 8 g measurement range.

Table 25. Self Test Output Scale Factors for Different Supply Voltages, V_s

Supply Voltage, V_s (V)	Self Test Output Scale Factor
1.6	0.62
2.0	1.0
2.5	1.6
3.0	2.4
3.5	3.4

OPERATION AT VOLTAGES OTHER THAN 2.0 V

The ADXL363 is tested and specified at a supply voltage of $V_s = 2.0$ V; however, it can be powered with a V_s as high as 3.3 V nominal (3.5 V maximum) or as low as 1.8 V nominal (1.6 V minimum). Some performance parameters change as the supply voltage changes, including the supply current (see Figure 29), noise (see Table 9 and Table 10), offset, scale factor, and self test output change (see Table 25).

Figure 48 shows the potential effect on 0 g offset at varying supply voltage. Data for this figure was calibrated to show 0 mg offset at 2.0 V.



Figure 48. 0 g Offset vs. Supply Voltage

MECHANICAL CONSIDERATIONS FOR MOUNTING

Mount the ADXL363 on the printed circuit board (PCB) in a location near a hard mounting point of the PCB to the case. Mounting the ADXL363 at an unsupported PCB location, as shown in Figure 49, can result in large, apparent measurement errors due to undamped PCB vibration. Locating the accelerometer near a hard mounting point ensures that any PCB vibration at the accelerometer is above the mechanical sensor resonant frequency of the accelerometer and, therefore, effectively invisible to the accelerometer. Multiple mounting points, near the sensor, and/or a thicker PCB also help to reduce the effect of system resonance on the performance of the sensor.




Figure 49. Incorrectly Placed Accelerometers

AXES OF ACCELERATION SENSITIVITY



Figure 50. Axes of Acceleration Sensitivity (Corresponding Output Increases when Accelerated Along the Sensitive Axis)



Figure 51. Output Response vs. Orientation to Gravity

LAYOUT AND DESIGN RECOMMENDATIONS

Figure 52 shows the recommended PCB land pattern.



Figure 52. Recommended PCB Land Pattern (Dimensions shown in millimeters)

OUTLINE DIMENSIONS



Figure 53. 16-Terminal Land Grid Array [LGA]
(CC-16-4)
Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Quantity
ADXL363BCCZ-RL	-40°C to +85°C	16-Terminal Land Grid Array [LGA]	CC-16-4	5,000
ADXL363BCCZ-RL7	-40°C to +85°C	16-Terminal Land Grid Array [LGA]	CC-16-4	1,500
EVAL-ADXL363Z		Breakout Board		
EVAL-ADXL363Z-MLP		Low Power Real-Time Evaluation System		
EVAL-ADXL363Z-S		Satellite Board for Evaluation System		

¹ Z = RoHS Compliant Part.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View 2948908 on WIN SOURCE](#)

 [Phoenix Contact Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management