



THE DATASHEET OF INA331IDGKR





Low-Power, Single-Supply, CMOS INSTRUMENTATION AMPLIFIERS

FEATURES

- DESIGNED FOR LOW COST
- HIGH GAIN ACCURACY: $G = 5, 0.02\%, 2\text{ppm}/^\circ\text{C}$
- GAIN SET WITH EXT. RESISTORS FOR $> 5\text{V}$
- LOW OFFSET VOLTAGE: $\pm 250\mu\text{V}$
- HIGH CMRR: 94dB DC, 50dB at 45kHz
- LOW BIAS CURRENT: 0.5pA
- BANDWIDTH, SLEW RATE: 2.0MHz, 5V/ μs
- RAIL-TO-RAIL OUTPUT SWING: $(V_+) - 0.02\text{V}$
- WIDE TEMPERATURE RANGE: -55°C to $+125^\circ\text{C}$
- LOW QUIESCENT CURRENT: 490 μA max/chan
- SHUT DOWN: 0.01 μA
- MSOP-8 SINGLE AND TSSOP-14 DUAL PACKAGES

APPLICATIONS

- INDUSTRIAL SENSOR AMPLIFIERS:
Bridge, RTD, Thermocouple, Position
- PHYSIOLOGICAL AMPLIFIERS:
ECG, EEG, EMG
- A/D CONVERTER SIGNAL CONDITIONING
- DIFFERENTIAL LINE RECEIVERS WITH GAIN
- FIELD UTILITY METERS
- PCMCIA CARDS
- AUDIO AMPLIFIERS
- COMMUNICATION SYSTEMS
- TEST EQUIPMENT
- AUTOMOTIVE INSTRUMENTATION

DESCRIPTION


The INA331 and INA2331 are rail-to-rail output, low-power CMOS instrumentation amplifiers that offer wide range, single-supply operation as well as bipolar-supply operation. The INA331 family provides low-cost, low-noise amplification of differential signals with a low quiescent current of 415 μA (dropping to 0.01 μA when shutdown). Returning to normal operation within microseconds, this INA can be used for battery or multi-channel applications.

Configured internally in a gain of 5V/V, the INA331 offers flexibility in higher gains by choosing external resistors.

The INA331 rejects line noise and its harmonics, because common-mode error remains low even at higher frequencies.

High bandwidth and slew rate makes the INA331 ideal for directly driving sampling Analog-to-Digital (A/D) converters as well as general-purpose applications.

With high precision, low cost, and small packages, the INA331 outperforms discrete designs. They are specified for a wide temperature range of -55°C to $+125^\circ\text{C}$.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage, V+ to V-	7.5V
Signal Input Terminals, Voltage ⁽²⁾	(V-) - 0.5V to (V+) + 0.5V
Current ⁽²⁾	10mA
Output Short-Circuit ⁽³⁾	Continuous
Operating Temperature	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
Single INA331IDGK INA331AIDGK	MSOP-8 MSOP-8	DGK DGK	C31 C31
Dual INA2331AIPW	TSSOP-14	PW	2331A

NOTES: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS: $V_S = +2.7V$ to $+5.5V$

Boldface limits apply over the specified temperature range, $T_A = -55^{\circ}C$ to $125^{\circ}C$.

At $T_A = +25^{\circ}C$, $R_L = 10k\Omega$, $G = 25$, and $V_{REF} = V_S/2$, unless otherwise noted.

PARAMETER	CONDITION	INA331IDGK			INA331AIDGK INA2331AIPW			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
INPUT								
Input Offset Voltage, RTI	$V_S = +5V$		± 250	± 500		*	± 1000	μV
Over Temperature				± 1.7		*	± 2.1	mV
Temperature Coefficient			± 5			*		$\mu V/^{\circ}C$
vs Power Supply	$V_S = +2.7V$ to $+5.5V$		± 50	± 200		*	*	$\mu V/V$
vs Temperature				± 220		*	*	$\mu V/V$
Long-Term Stability			± 0.4			*		$\mu V/month$
Input Impedance			$10^{13} 3$			*		ΩpF
Input Common-Mode Range	$V_S = 2.7V$	0.35		1.5	*		*	V
	$V_S = 5V$	0.55		3.8	*		*	V
Common-Mode Rejection	$V_S = 5V, V_{CM} = 0.55V$ to $3.8V$	90	94		80	*		dB
Over Temperature	$V_S = 5V, V_{CM} = 0.55V$ to $3.8V$	77			75			dB
	$V_S = 5V, V_{CM} = 0.55V$ to $3.8V$	72			70			dB
	$V_S = 2.7V, V_{CM} = 0.35V$ to $1.5V$		94			*		dB
Crosstalk, Dual						114		dB
INPUT BIAS CURRENT	$V_{CM} = V_S/2$							
Bias Current			± 0.5	± 10		*	*	pA
Offset Current			± 0.5	± 10		*	*	pA
NOISE, RTI	$R_S = 0\Omega$							
Voltage Noise: f = 10Hz			280			*		nV/\sqrt{Hz}
f = 100Hz			96			*		nV/\sqrt{Hz}
f = 1kHz			46			*		nV/\sqrt{Hz}
f = 0.1Hz to 10Hz			7			*		μV_{pp}
Current Noise: f = 1kHz			0.5			*		fA/\sqrt{Hz}
GAIN⁽¹⁾								
Gain Equation, Externally Set	$G > 5$		$G = 5 + (5R_2/R_1)$			*	*	V/V
Range of Gain		5		1000		*	*	%
Gain Error	$G = 5$		± 0.02	± 0.1		*	*	%
vs Temperature	$G = 5$		± 2	± 10		*	*	ppm/ $^{\circ}C$
Nonlinearity	$G = 25^{(2)}, V_S = 5V, V_O = 0.05$ to 4.95		± 0.001	± 0.010		*	*	% of FS
Over Temperature			± 0.002	± 0.015		*	*	% of FS
OUTPUT								
Output Voltage Swing from Rail ⁽³⁾	$R_L = 10k\Omega$	50	25		*	*		mV
Over Temperature	$G > 10$	50			*			mV
Capacitance Load Drive		See Typical Characteristics				*		pF
Short-Circuit Current			$+48/-32$			*		mA
FREQUENCY RESPONSE								
Bandwidth, -3dB	BW	$G = 25$	2.0			*		MHz
Slew Rate	SR	$V_S = 5V, G = 25$	5			*		V/ μs
Settling Time, 0.1%	t_s	$G = 25, C_L = 100pF, V_O = 2V$ step	1.7			*		μs
0.01%			2.5			*		μs
Overload Recovery		50% Input Overload $G = 25$	2			*		μs
POWER SUPPLY								
Specified Voltage Range		+2.7		+5.5	*		*	V
Operating Voltage Range			+2.5 to +5.5			*	*	V
Quiescent Current per Channel	I_Q	$V_{SD} > 2.5^{(3)}$	415	490		*	*	μA
Over Temperature				600		*	*	μA
Shutdown Quiescent Current/Chan	I_{SD}	$V_{SD} < 0.8^{(3)}$	0.01	1		*	*	μA
TEMPERATURE RANGE								
Specified/Operating Range		-55		+125	*		*	$^{\circ}C$
Storage Range		-65		+150	*		*	$^{\circ}C$
Thermal Resistance	θ_{JA}	MSOP-8, TSSOP-14 Surface Mount	150			*		$^{\circ}C/W$

* Specifications same as INA331IDGK

NOTES: (1) Does not include errors from external gain setting resistors.







(2) Output voltage swings are measured between the output and power-supply rails. Output swings to rail only if $G \geq 10$. Output does not swing to positive rail if gain is less than 10.

(3) See typical characteristic *Percent Overshoot vs Load Capacitance*.

(4) See typical characteristic *Shutdown Voltage vs Supply Voltage*.







TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, $V_{CM} = V_S/2$, $R_L = 10\text{k}\Omega$, and $C_L = 100\text{pF}$, unless otherwise noted.



TYPICAL CHARACTERISTICS (Cont.)


At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, $V_{\text{CM}} = V_S/2$, $R_L = 10\text{k}\Omega$, and $C_L = 100\text{pF}$, unless otherwise noted.




TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, $V_{CM} = V_S/2$, $R_L = 10\text{k}\Omega$, and $C_L = 100\text{pF}$, unless otherwise noted.


SMALL-SIGNAL STEP RESPONSE ($G = 5$)




SMALL-SIGNAL STEP RESPONSE ($G = 100$)




SMALL-SIGNAL STEP RESPONSE
($G = 5$, $C_L = 1000\text{pF}$)




SMALL-SIGNAL STEP RESPONSE
($G = 100$, $C_L = 1000\text{pF}$)



SMALL-SIGNAL STEP RESPONSE
($G = 100$, $C_L = 4700\text{pF}$)








LARGE-SIGNAL STEP RESPONSE ($G = 25$)







TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, $V_{CM} = V_S/2$, $R_L = 10\text{k}\Omega$, and $C_L = 100\text{pF}$, unless otherwise noted.



TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, $V_{CM} = V_S/2$, $R_L = 10\text{k}\Omega$, and $C_L = 100\text{pF}$, unless otherwise noted.



APPLICATIONS INFORMATION

The INA331 is a modified version of the classic “two op amp” instrumentation amplifier, with an additional gain amplifier.

Figure 1 shows the basic connections for the operation of the INA331 and INA2331. The power supply should be capacitively decoupled with 0.1µF capacitors as close to the INA331 as possible for noisy or high-impedance applications.

The output is referred to the reference terminal, which must be at least 1.2V below the positive supply rail.

OPERATING VOLTAGE

The INA331 family is fully specified over a supply range of +2.7V to +5.5V, with key parameters tested over the temperature range of -55°C to +125°C. Parameters that vary significantly with operating conditions, such as load conditions or temperature, are shown in the Typical Characteristics.

The INA331 may be operated on a single supply. Figure 2 shows a bridge amplifier circuit operated from a single +5V supply. The bridge provides a small differential voltage riding on an input common-mode voltage.




FIGURE 1. Basic Connections.




FIGURE 2. Single-Supply Bridge Amplifier.

SETTING THE GAIN

The ratio of R_2 to R_1 , or the impedance between pins 1, 5, and 6, determines the gain of the INA331. With an internally set gain of 5, the INA331 can be programmed for gains greater than 5 according to the following equation:

$$G = 5 + 5 (R_2/R_1)$$

The INA331 is designed to provide accurate gain, with gain error less than 0.1%. Setting gain with matching TC resistors will minimize gain drift. Errors from external resistors will add directly to the error, and may become dominant error sources.

COMMON-MODE INPUT RANGE

The upper limit of the common-mode input range is set by the common-mode input range of the second amplifier, A2, to 1.2V below positive supply. Under most conditions, the amplifier operates beyond this point with reduced performance. The lower limit of the input range is bounded by the output swing of amplifier A1, and is a function of the reference voltage according to the following equation:

$$V_{OA1} = 5/4 V_{CM} - 1/4 V_{REF}$$

(See typical characteristics *Common-Mode Input Range vs Reference Voltage*.)

REFERENCE

The reference terminal defines the zero output voltage level. In setting the reference voltage, the common-mode input of A3 should be considered according to the following equation:

$$V_{OA2} = V_{REF} + 5 (V_{IN+} - V_{IN-})$$

For ensured operation, V_{OA2} should be less than $V_{DD} - 1.2V$.

The reference pin requires a low-impedance connection. As little as 160Ω in series with the reference pin will degrade the CMRR to 80dB. The reference pin may be used to compensate for the offset voltage (see Offset Trimming section). The reference voltage level also influences the common-mode input range (see Common-Mode Input Range section).

INPUT BIAS CURRENT RETURN

With a high input impedance of $10^{13}\Omega$, the INA331 is ideal for use with high-impedance sources. The input bias current of less than 10pA makes the INA331 nearly independent of input impedance and ideal for low-power applications.

For proper operation, a path must be provided for input bias currents for both inputs. Without input bias current paths, the inputs will “float” to a potential that exceeds common-mode range and the input amplifier will saturate. Figure 3 shows

how the bias current path can be provided in the cases of microphone applications, thermistor applications, ground returns, and dc-coupled resistive bridge applications.

When differential source impedance is low, the bias current return path can be connected to one input. With higher source impedance, two equal resistors will provide a balanced input. The advantages are lower input offset voltage due to bias current flowing through the source impedance and better high-frequency gain.




FIGURE 3. Providing an Input Common-Mode Path.

SHUTDOWN MODE

The shutdown pin of the INA331 is nominally connected to V+. When the pin is pulled below 0.8V on a 5V supply, the INA331 goes into sleep mode within nanoseconds. For actual shutdown threshold, see the typical characteristic *Shutdown Voltage vs Supply Voltage*. Drawing less than 2 μ A of current, and returning from sleep mode in microseconds, the shutdown feature is useful for portable applications. Once in 'sleep-mode' the amplifier has high output impedance, making the INA331 suitable for multiplexing.

RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output for gains of 10 or greater. For resistive loads greater than 10k Ω , the output voltage can swing to within 25mV of the supply rail while maintaining low gain error. For heavier loads and over temperature, see the typical characteristic *Output Voltage Swing vs Output Current*. The INA331's low output impedance at high frequencies makes it suitable for directly driving Capacitive-Input A/D converters, as shown in Figure 4.




FIGURE 4. INA331 Directly Drives Capacitive-Input, High-Speed A/D Converter.

OUTPUT BUFFERING

The INA331 is optimized for a load impedance of 10k Ω or greater. For higher output current the INA331 can be buffered using the OPA340, as shown in Figure 5. The OPA340 can swing within 50mV of the supply rail, driving a 600 Ω load. The OPA340 is available in the tiny MSOP-8 package.

OFFSET TRIMMING

The INA331 is laser trimmed for low offset voltage. In the event that external offset adjustment is required, the offset can be adjusted by applying a correction voltage to the reference terminal. Figure 6 shows an optional circuit for trimming offset voltage. The voltage applied to the REF terminal is added to the output signal. The gain from REF to V_{OUT} is +1. An op amp buffer is used to provide low impedance at the REF terminal to preserve good common-mode rejection.




FIGURE 5. Output Buffering Circuit. Able to drive loads as low as 600 Ω .




FIGURE 6. Optional Offset Trimming Voltage.

INPUT PROTECTION

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than 500mV. Momentary voltages greater than 500mV beyond the power supply can be tolerated if the current through the input pins is limited to 10mA. This is easily accomplished with input resistor R_{LIM}, as shown in Figure 7. Many input signals are inherently current-limited to less than 10mA; therefore, a limiting resistor is not required.




FIGURE 7. Sample Output Buffering Circuit.

OFFSET VOLTAGE ERROR CALCULATION

The offset voltage (V_{OS}) of the INA331IDGK is specified at a maximum of $500\mu\text{V}$ with a +5V power supply and the common-mode voltage at $V_S/2$. Additional specifications for power-supply rejection and common-mode rejection are provided to allow the user to easily calculate worst-case expected offset under the conditions of a given application.

Power-Supply Rejection Ratio (PSRR) is specified in $\mu\text{V}/\text{V}$. For the INA331, worst case PSRR is $200\mu\text{V}/\text{V}$, which means for each volt of change in power supply, the offset may shift up to $200\mu\text{V}$. Common-Mode Rejection Ratio (CMRR) is specified in dB, which can be converted to $\mu\text{V}/\text{V}$ using the following equation:

$$\text{CMRR (in } \mu\text{V}/\text{V)} = 10^{[(\text{CMRR in dB})/-20]} \cdot 10^6$$

For the INA331, the worst case CMRR over the specified common-mode range is 90dB (at $G = 25$) or about $30\mu\text{V}/\text{V}$. This means that for every volt of change in common-mode, the offset will shift less than $30\mu\text{V}$.

These numbers can be used to calculate excursions from the specified offset voltage under different application conditions. For example, an application might configure the amplifier with a 3.3V supply with 1V common-mode. This configuration varies from the specified configuration, representing a 1.7V variation in power supply (5V in the offset specification versus 3.3V in the application) and a 0.65V variation in common-mode voltage from the specified $V_S/2$.

Calculation of the worst-case expected offset would be as follows:

$$\begin{aligned} \text{Adjusted } V_{OS} &= \text{Maximum specified } V_{OS} + \\ &\quad (\text{power-supply variation}) \cdot \text{PSRR} + \\ &\quad (\text{common-mode variation}) \cdot \text{CMRR} \end{aligned}$$

$$\begin{aligned} V_{OS} &= 0.5\text{mV} + (1.7\text{V} \cdot 200\mu\text{V}) + (0.65\text{V} \cdot 30\mu\text{V}) \\ &= \pm 0.860\text{mV} \end{aligned}$$

However, the typical value will be smaller, as seen in the Typical Characteristics.

FEEDBACK CAPACITOR IMPROVES RESPONSE

For optimum settling time and stability with high-impedance feedback networks, it may be necessary to add a feedback capacitor across the feedback resistor, R_F , as shown in Figure 8. This capacitor compensates for the zero created by the feedback network impedance and the INA331's RG-pin input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks. Also, R_X and C_L can be added to reduce high-frequency noise.




FIGURE 8. Feedback Capacitor Improves Dynamic Performance.

It is suggested that a variable capacitor be used for the feedback capacitor since input capacitance may vary between instrumentation amplifiers, and layout capacitance is difficult to determine. For the circuit shown in Figure 8, the value of the variable feedback capacitor should be chosen by the following equation:

$$R_{IN} \cdot C_{IN} = R_F \cdot C_F$$

Where C_{IN} is equal to the INA331's RG-pin input capacitance (typically 3pF) plus the layout capacitance. The capacitor can be varied until optimum performance is obtained.

APPLICATION CIRCUITS

MEDICAL ECG APPLICATIONS

Figure 9 shows the INA331 configured to serve as a low-cost ECG amplifier, suitable for moderate accuracy heart-rate applications such as fitness equipment. The input signals are obtained from the left and right arms of the patient. The common-mode voltage is set by two 2M Ω resistors. This potential through a buffer provides an optional right leg drive.

Filtering can be modified to suit application needs by changing the capacitor value of the output filter.

LOW-POWER, SINGLE-SUPPLY DATA ACQUISITION SYSTEMS

Refer to Figure 4 to see the INA331 configured to drive an ADS7818. Functioning at frequencies of up to 500kHz, the INA331 is ideal for low-power data acquisition.




FIGURE 9. Simplified ECG Circuit for Medical Applications.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA2331AIPWR	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 2331A	Samples
INA2331AIPWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 2331A	Samples
INA331AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331AIDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331AIDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331IDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2331AIPWR	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA2331AIPWT	TSSOP	PW	14	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA331AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA331AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA331IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA331IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2331AIPWR	TSSOP	PW	14	2500	367.0	367.0	35.0
INA2331AIPWT	TSSOP	PW	14	250	210.0	185.0	35.0
INA331AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
INA331AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
INA331IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
INA331IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




4211284-2/G 08/15

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
 - E. Falls within JEDEC MO-187 variation AA, except interlead flash.



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View INA331IDGKR](#) on WIN SOURCE

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management