



For most current data sheet and other product information, visit www.burr-brown.com

±200V Common-Mode Voltage DIFFERENCE AMPLIFIER

FEATURES

- **HIGH COMMON-MODE VOLTAGE:**
 +75V at $V_s = +5V$
 ±200V at $V_s = ±15V$
- **FIXED DIFFERENTIAL GAIN = 1V/V**
- **LOW QUIESCENT CURRENT: 260µA**
- **WIDE SUPPLY RANGE:**
 Single Supply: 2.7V to 36V
 Dual Supplies: ±1.35V to ±18V
- **LOW GAIN ERROR: 0.075% max**
- **LOW NONLINEARITY: 0.002% max**
- **HIGH CMR: 86dB**
- **SO-8 PACKAGE**

DESCRIPTION


The INA148 is a precision, low-power, unity-gain difference amplifier with a high common-mode input voltage range. It consists of a monolithic precision bipolar op amp with a thin-film resistor network.

The on-chip resistors are laser trimmed for an accurate 1V/V differential gain and high common-mode rejection. Excellent temperature tracking of the resistor network maintains high gain accuracy and common-mode rejection over temperature. The INA148 will operate on single or dual supplies.

The INA148 is available in a small SO-8 surface-mount package and it is specified for the -40°C to +85°C extended industrial temperature range.

APPLICATIONS

- **CURRENT SHUNT MEASUREMENTS**
- **DIFFERENTIAL SENSOR AMPLIFIERS**
- **LINE RECEIVERS**
- **BATTERY POWERED SYSTEMS**
- **AUTOMOTIVE INSTRUMENTATION**
- **STACKED CELL MONITORS**



SPECIFICATIONS: $V_S = \pm 5V$ to $\pm 15V$ Dual Supplies

At $T_A = +25^\circ C$, $R_L = 10k\Omega$ connected to ground and Ref pin connected to ground, unless otherwise noted.

PARAMETER	CONDITIONS	INA148UA			UNITS
		MIN	TYP	MAX	
OFFSET VOLTAGE (V_O)	RTI⁽¹⁾⁽²⁾				
Input Offset Voltage	V_{OS} $V_S = \pm 15V, V_{CM} = 0V$ $V_S = \pm 5V, V_{CM} = 0V$		± 1	± 5	mV
Drift	$\Delta V_{OS}/\Delta T$ At $T_A = -40^\circ C$ to $+85^\circ C$		± 1	± 5	mV
vs Power Supply	PSRR $V_S = \pm 1.35V$ to $\pm 18V, V_{CM} = 0V$		± 10	± 50	$\mu V/^\circ C$ $\mu V/V$
INPUT VOLTAGE RANGE					
Common-Mode Voltage Range	V_{CM} $V_S = \pm 15V, (V_{IN}^+) - (V_{IN}^-) = 0V$ $V_S = \pm 5V, (V_{IN}^+) - (V_{IN}^-) = 0V$	-200 -100		+200 +80	V V
Common-Mode Rejection	CMRR $V_S = \pm 15V, V_{CM} = -200V$ to $+200V, R_S = 0\Omega$ $V_S = \pm 5V, V_{CM} = -100V$ to $+80V, R_S = 0\Omega$	70 70	86 86		dB dB
INPUT IMPEDANCE					
Differential			2		$M\Omega$
Common Mode			1		$M\Omega$
NOISE	RTI⁽¹⁾⁽³⁾				
Voltage Noise, $f = 0.1Hz$ to $10Hz$	e_n		17		$\mu Vp-p$
Voltage Noise Density, $f = 1kHz$			880		nV/\sqrt{Hz}
GAIN					
Initial ⁽¹⁾			1		V/V
Gain Error	$V_O = (V-) + 0.5$ to $(V+) - 1.5$		± 0.01	± 0.075	%
vs Temperature			± 3	± 10	ppm/ $^\circ C$
Nonlinearity	$V_S = \pm 15V, V_O = (V-) + 0.5$ to $(V+) - 1.5$ $V_S = \pm 5V, V_O = (V-) + 0.5$ to $(V+) - 1.5$		± 0.001	± 0.002	% of FSR % of FSR
FREQUENCY RESPONSE					
Small Signal Bandwidth			100		kHz
Slew Rate			1		V/ μs
Settling Time: 0.1%	$V_S = \pm 15V, 10V$ Step		21		μs
0.01%	$V_S = \pm 15V, 10V$ Step		25		μs
0.1%	$V_S = \pm 5V, 6V$ Step		21		μs
0.01%	$V_S = \pm 5V, 6V$ Step		25		μs
Overload Recovery	50% Input Overload		24		μs
OUTPUT (V_O)					
Voltage Output	$R_L = 100k\Omega$ $R_L = 10k\Omega$	$(V-) + 0.25$ $(V-) + 0.5$		$(V+) - 1$ $(V+) - 1.5$	V V
Output Current	I_O		± 13		mA
Short-Circuit Current	Continuous to Common		10		nF
Capacitive Load	Stable Operation				
POWER SUPPLY					
Operating Range, Dual Supplies		± 1.35		± 18	V
Quiescent Current	$V_{IN} = 0, I_O = 0$		± 260	± 300	μA
TEMPERATURE RANGE					
Specified		-40		85	$^\circ C$
Operating		-55		125	$^\circ C$
Storage		-55		125	$^\circ C$
Thermal Resistance	θ_{JA} SO-8 Surface Mount		150		$^\circ C/W$

NOTES: (1) Overall difference amplifier configuration. Referred to input pins (V_{IN}^+ and V_{IN}^-), gain = 1V/V (2) Input offset voltage specification includes effects of amplifier's input bias and offset currents. (3) Includes effects of input current noise and thermal noise contribution of resistor network.


SPECIFICATIONS: $V_S = +5V$ Single Supply

At $T_A = +25^\circ\text{C}$, $R_L = 10k\Omega$ connected to $V_S/2$ and Ref pin connected to $V_S/2$, unless otherwise noted.

PARAMETER	CONDITIONS	INA148UA			UNITS
		MIN	TYP	MAX	
OFFSET VOLTAGE (V_O)	RTI⁽¹⁾⁽²⁾				
Input Offset Voltage	V_{OS} $V_{CM} = V_S/2$		± 1	± 5	mV
Drift	$\Delta V_{OS}/\Delta T$ At $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		± 10		$\mu\text{V}/^\circ\text{C}$
vs Power Supply	PSRR $V_S = +2.7V$ to $+36V$, $V_{CM} = V_S/2$		± 50	± 400	$\mu\text{V}/V$
INPUT VOLTAGE RANGE					
Common-Mode Voltage Range	V_{CM} $(V_{IN+}) - (V_{IN-}) = 0V$, $V_{REF} = 0.25V$	-4		$+75$	V
Common-Mode Rejection	CMRR $(V_{IN+}) - (V_{IN-}) = 0V$, $V_{REF} = V_S/2$ $V_{CM} = -47.5V$ to $+32.5V$, $R_S = 0\Omega$	-47.5 70	86	$+32.5$	V dB
INPUT IMPEDANCE					
Differential			2		$M\Omega$
Common Mode			1		$M\Omega$
NOISE	RTI⁽¹⁾⁽³⁾				
Voltage Noise, $f = 0.1\text{Hz}$ to 10Hz	e_n		17		$\mu\text{Vp-p}$
Voltage Noise Density, $f = 1\text{kHz}$			880		$\text{nV}/\sqrt{\text{Hz}}$
GAIN					
Initial ⁽¹⁾			1		V/V
Gain Error	$V_O = +0.5V$ to $+3.5V$		± 0.01	± 0.075	%
vs Temperature			± 3	± 10	$\text{ppm}/^\circ\text{C}$
Nonlinearity	$V_O = +0.5V$ to $+3.5V$		± 0.001		% of FSR
FREQUENCY RESPONSE					
Small Signal Bandwidth			100		kHz
Slew Rate			1		$V/\mu\text{s}$
Settling Time: 0.1%	$V_S = +5V$, 3V Step		21		μs
0.01%	$V_S = +5V$, 3V Step		25		μs
Overload Recovery	50% Input Overload		13		μs
OUTPUT (V_O)					
Voltage Output	$R_L = 100k\Omega$ $R_L = 10k\Omega$	$(V-) + 0.25$ $(V-) + 0.5$		$(V+) - 1$ $(V+) - 1.5$	V V
Output Current	I_O		± 8		mA
Short-Circuit Current	Continuous to Common		10		nF
Capacitive Load	Stable Operation				
POWER SUPPLY					
Operating Range, Single Supply		$+2.7$		$+36$	V
Quiescent Current	$V_{IN} = 0$, $I_O = 0$		260	300	μA
TEMPERATURE RANGE					
Specified		-40		85	$^\circ\text{C}$
Operating		-55		125	$^\circ\text{C}$
Storage		-55		125	$^\circ\text{C}$
Thermal Resistance	θ_{JA} SO-8 Surface Mount		150		$^\circ\text{C}/W$

NOTES: (1) Overall difference amplifier configuration. Referred to input pins (V_{IN+} and V_{IN-}), gain = 1V/V (2) Input offset voltage specification includes effects of amplifier's input bias and offset currents. (3) Includes effects of input current noise and thermal noise contribution of resistor network.

PIN CONFIGURATION



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage, V+ to V-	36V
Signal Input Terminals, Continuous	±200V
Peak (0.1s)	±500V
Output Short Circuit to GND Duration	Continuous
Operating Temperature	-55°C to +125°C
Storage Temperature	-55°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

PACKAGE/ORDERING INFORMATION







PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
INA148UA	SO-8	182	-40°C to +85°C	INA148UA	INA148UA	Rails
"	"	"	"	"	INA148UA/2K5	Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "INA148UA/2K5" will get a single 2500-piece Tape and Reel.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.







TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $R_L = 10\text{k}\Omega$ to common, and $V_{\text{REF}} = 0\text{V}$, unless otherwise noted.









TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $R_L = 10\text{k}\Omega$ to common, and $V_{REF} = 0\text{V}$, unless otherwise noted.




TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $R_L = 10\text{k}\Omega$ to common, and $V_{REF} = 0\text{V}$, unless otherwise noted.



TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $R_L = 10\text{k}\Omega$ to common, and $V_{REF} = 0\text{V}$, unless otherwise noted.



APPLICATION INFORMATION

The INA148 is a unity gain difference amplifier with a high common-mode input voltage range. A basic diagram of the circuit and pin connections is shown in Figure 1.

To achieve its high common-mode voltage range, the INA148 features a precision laser-trimmed thin-film resistor network with a 20:1 input voltage divider ratio. High input voltages are thereby reduced in amplitude, allowing the internal op amp to “see” input voltages that are within its linear operating range. A “Tee” network in the op amp feedback network places the amplifier in a gain of 20V/V, thus restoring the circuit’s overall gain to unity (1V/V).

External voltages can be summed into the amplifier’s output by using the Ref pin, making the differential amplifier a highly versatile design tool. Voltages on the Ref pin will also influence the INA148’s common-mode voltage range.

In accordance with good engineering practice for linear integrated circuits, the INA148’s power-supply bypass

capacitors should be connected as close to pins 4 and 7 as practicable. Ceramic or tantalum types are recommended for use as bypass capacitors.

The input impedances are unusually high for a difference amplifier and this should be considered when routing input signal traces on a PC board. Avoid placing digital signal traces near the difference amplifier’s input traces to minimize noise pickup.

OPERATING VOLTAGE

The INA148 is specified for $\pm 15\text{V}$ and $\pm 5\text{V}$ dual supplies and $+5\text{V}$ single supplies. The INA148 can be operated with single or dual supplies with excellent performance.

The INA148 is fully characterized for supply voltages from $\pm 1.35\text{V}$ to $\pm 18\text{V}$ and over temperatures of -55°C to $+125^\circ\text{C}$. Parameters that vary significantly with operating voltage, load conditions, or temperature are shown in the Typical Performance Curves section.




FIGURE 1. Basic Circuit Connections.

THE GAIN EQUATION

An internal on-chip resistor network sets the overall differential gain of the INA148 to precisely 1V/V. It's output is in accordance with the equation:

$$V_{OUT} = (V_{IN}^+ - V_{IN}^-) + V_{REF} \quad (1)$$

COMMON-MODE RANGE

The 20:1 input resistor ratio of the INA148 provides an input common-mode range that extends well beyond its power supply rails.

The exact input voltage range depends on the amplifier's power-supply voltage and the voltage applied to the Ref terminal (pin 1). Typical input voltage ranges at different power supply voltages can be found in the applications circuits section.

OFFSET TRIM

The INA148 is laser-trimmed for low offset voltage and drift. Most applications will require no external offset adjustment.

Since a voltage applied to the reference (Ref) pin (pin 1) will be summed directly into the amplifier's output signal, this technique can be used to null the amplifier's input offset voltage. Figure 2 shows an optional circuit for trimming the offset voltage.

To maintain high common-mode rejection (CMR), the source impedance of any signal applied to the Ref terminal should be very low ($\leq 5\Omega$).

A source impedance of only 10Ω at the Ref pin will reduce the INA148's CMR to approximately 74dB. High CMR can be restored if a resistor is added in series with the amplifier's positive input terminal (pin 3). This resistor should be 19 times the source impedance that drives the Ref pin. For example, if the Ref pin sees a source impedance of 10Ω, a resistor of 190Ω should be added in series with pin 3.




FIGURE 2. Optional Offset Trim Voltage.




FIGURE 3. Preferred Offset Trim Circuit.

Preferably, the offset trim voltage applied to the Ref pin should be buffered with an amp such as an OPA237 (see Figure 3). In this case, the op amp output impedance is low enough that no external resistor is needed to maintain the INA148's excellent CMR.

INPUT IMPEDANCE

The input resistor network determines the impedance of each of the INA148's inputs. It is approximately $1\text{M}\Omega$. Unlike an instrumentation amplifier, signal source impedances at the two input terminals must be nearly equal to maintain good common-mode rejection.

A mismatch between the two inputs' source impedances will cause a differential amplifier's common-mode rejection to be degraded. With a source impedance imbalance of only 500Ω , CMR can fall to approximately 66dB.

Figure 4 shows a common application—measuring power supply current through a shunt resistor (R_S). A shunt resistor creates an unbalanced source resistance condition that can degrade a differential amplifier's common mode rejection.

Unless the shunt resistor is less than approximately 100Ω , an additional equal compensating resistor (R_C) is recommended to maintain input balance and high CMR.

Source impedances (or shunts) greater than $5\text{k}\Omega$ are not recommended, even if they are "perfectly" compensated. This is because the internal resistor network is laser-trimmed for accurate voltage divider ratios, but not necessarily to absolute values. Input resistors are shown as $1\text{M}\Omega$, however, this is only their nominal value.

In practice, the input resistors' absolute values may vary by as much as 30 percent. The two input resistors match to about 5 percent, so adding compensating resistors greater than $5\text{k}\Omega$ can cause a serious mismatch in the resulting resistor network voltage divider ratios, thus degrading CMR.

Attempts to extend the INA148 input voltage range by adding external resistors is not recommended for the reasons just described in the last paragraph. CMR will suffer a serious degradation unless the resistors are carefully trimmed for CMR and gain. This is an iterative adjustment and can be tedious and time consuming.




FIGURE 4. Shunt-Resistor Current Measurement Circuit.




FIGURE 5. AC-Coupled Difference Amplifier.




FIGURE 6. Quasi-AC-Coupled Differential Amplifier.




FIGURE 7. Single-Supply Differential Amplifier.




FIGURE 8. Battery Monitor Circuit.




FIGURE 9. 50mV Current Shunt Amplifier with ±200V Common-Mode Voltage Range.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA148UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	INA 148UA	
INA148UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	INA 148UA	
INA148UA/2K5G4	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	INA 148UA	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA148 :

- Automotive : [INA148-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA148UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA148UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA148UA	D	SOIC	8	75	506.6	8	3940	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View INA148UA](#) on WIN SOURCE

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management