



**THE DATASHEET OF
XMC1100Q024F0032ABXUMA1**



XMC1100

Microcontroller Series
for Industrial Applications

XMC1000 Family

ARM[®] Cortex[™]-M0
32-bit processor core

Data Sheet

V1.4 2014-05

Microcontrollers

Edition 2014-05

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2014 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

XMC1100

Microcontroller Series
for Industrial Applications

XMC1000 Family

ARM[®] Cortex[™]-M0
32-bit processor core

Data Sheet

V1.4 2014-05

XMC1100 Data Sheet

Revision History: V1.4 2014-05

Previous Version: V1.3

Page	Subjects
Page 10	ADC channels of Table 2 is updated. Table 3 is added.
Page 10	Description for Chip Identification Number of Section 1.4 is updated.
Page 17	The pad type is corrected for P1.6 in Table 6.
Page 29	The t_{C12} , f_{C12} , t_{C10} , f_{C10} , t_{C8} and f_{C8} parameters are updated in Table 12.
Page 32	Figure 8 is added.
Page 33	The t_{SR} and t_{TSAL} parameters are updated in Table 13.
Page 36	Parameter name for t_{PSE} is updated. The $N_{WSFLASH}$ parameter and test condition for t_{RET} are added to Table 16.
Page 39	The min value for V_{DDPBO} parameter is added to Table 18. Footnote 1 is updated.
Page 41	The Δf_{LTT} parameter is added to Table 19.
Page 47	Figure 13 is added.

Trademarks

C166™, TriCore™ and DAVE™ are trademarks of Infineon Technologies AG.

ARM®, ARM Powered® and AMBA® are registered trademarks of ARM, Limited.

Cortex™, CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Table of Contents

1	Summary of Features	7
1.1	Ordering Information	8
1.2	Device Types	9
1.3	Device Type Features	10
1.4	Chip Identification Number	10
2	General Device Information	12
2.1	Logic Symbols	12
2.2	Pin Configuration and Definition	14
2.2.1	Package Pin Summary	17
2.2.2	Port I/O Functions	20
3	Electrical Parameter	23
3.1	General Parameters	23
3.1.1	Parameter Interpretation	23
3.1.2	Absolute Maximum Ratings	24
3.1.3	Operating Conditions	25
3.2	DC Parameters	26
3.2.1	Input/Output Characteristics	26
3.2.2	Analog to Digital Converters (ADC)	29
3.2.3	Temperature Sensor Characteristics	33
3.2.4	Power Supply Current	34
3.2.5	Flash Memory Parameters	36
3.3	AC Parameters	37
3.3.1	Testing Waveforms	37
3.3.2	Output Rise/Fall Times	38
3.3.3	Power-Up and Supply Threshold Characteristics	39
3.3.4	On-Chip Oscillator Characteristics	41
3.3.5	Serial Wire Debug Port (SW-DP) Timing	43
3.3.6	SPD Timing Requirements	44
3.3.7	Peripheral Timings	45
3.3.7.1	Synchronous Serial Interface (USIC SSC) Timing	45
3.3.7.2	Inter-IC (IIC) Interface Timing	48
3.3.7.3	Inter-IC Sound (IIS) Interface Timing	50
4	Package and Reliability	52
4.1	Package Parameters	52
4.1.1	Thermal Considerations	52
4.2	Package Outlines	54
5	Quality Declaration	58

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1100 series devices.

The document describes the characteristics of a superset of the XMC1100 series devices. For simplicity, the various device types are referred to by the collective term XMC1100 throughout this document.

XMC1000 Family User Documentation

The set of user documentation includes:

- **Reference Manual**
 - describes the functionality of the superset of devices.
- **Data Sheets**
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- **Errata Sheets**
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to <http://www.infineon.com/xmc1000> to get access to the latest versions of those documents.

1 Summary of Features

The XMC1100 devices are members of the XMC1000 family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1100 series devices are designed for general purpose applications.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High Performance 32-bit ARM Cortex-M0 CPU
 - Most of 16-bit Thumb instruction set
 - Subset of 32-bit Thumb2 instruction set

Summary of Features

- High code density with 32-bit performance
- Single cycle 32-bit hardware multiplier
- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for programmable processing of external and internal service requests

On-Chip Memories

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 64 kbytes on-chip Flash program and data memory

On-Chip Peripherals

- Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- A/D Converters, up to 12 channels, includes a 12-bit analog to digital converter
- Capture/Compare Units 4 (CCU4) for use as general purpose timers
- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG), provides random data with fast generation times
- Temperature Sensor (TSE)

Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability
- Tri-stated in input mode
- Push/pull or open drain output mode
- Configurable pad hysteresis

On-Chip Debug Support

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code “XMC1<DDD>-<Z><PPP><T><FFFF>” identifies:

- <DDD> the derivatives function set

Summary of Features

- <Z> the package variant
 - T: TSSOP
 - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
 - F: -40°C to 85°C
 - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1100 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1100 series, some descriptions may not apply to a specific product. Please see [Table 1](#).

For simplicity the term **XMC1100** is used for all derivatives throughout this document.

1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC1100 Device Types

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1100-T016F0008	PG-TSSOP-16-8	8	16
XMC1100-T016F0016	PG-TSSOP-16-8	16	16
XMC1100-T016F0032	PG-TSSOP-16-8	32	16
XMC1100-T016F0064	PG-TSSOP-16-8	64	16
XMC1100-T016X0064	PG-TSSOP-16-8	64	16
XMC1100-T038F0016	PG-TSSOP-38-9	16	16
XMC1100-T038F0032	PG-TSSOP-38-9	32	16
XMC1100-T038F0064	PG-TSSOP-38-9	64	16
XMC1100-T038X0064	PG-TSSOP-38-9	64	16
XMC1100-Q024F0008	PG-VQFN-24-19	8	16
XMC1100-Q024F0016	PG-VQFN-24-19	16	16
XMC1100-Q024F0032	PG-VQFN-24-19	32	16
XMC1100-Q024F0064	PG-VQFN-24-19	64	16
XMC1100-Q040F0016	PG-VQFN-40-13	16	16

Summary of Features

Table 1 Synopsis of XMC1100 Device Types (cont'd)

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1100-Q040F0032	PG-VQFN-40-13	32	16
XMC1100-Q040F0064	PG-VQFN-40-13	64	16

1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1100 Device Types¹⁾

Derivative	ADC channel
XMC1100-T016	6
XMC1100-T038	12
XMC1100-Q024	8
XMC1100-Q040	12

1) Features that are not included in this table are available in all the derivatives

Table 3 ADC Channels

Package	VADC0 G0	VADC0 G1
PG-TSSOP-16	CH0..CH5	–
PG-TSSOP-38	CH0..CH7	CH1, CH5 .. CH7
PG-VQFN-24	CH0..CH7	–
PG-VQFN-40	CH0..CH7	CH1, CH5 .. CH7

1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is a 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location : 1000 0F00_H (MSB) - 1000 0F1B_H (LSB). The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.

Table 4 XMC1100 Chip Identification Number

Derivative	Value	Marking
XMC1100-T016F0008	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00003000 101ED083 _H	AA
XMC1100-T016F0016	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1100-T016F0032	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 _H	AA
XMC1100-T016F0064	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 _H	AA
XMC1100-T016X0064	00011033 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 _H	AA
XMC1100-T038F0016	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1100-T038F0032	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 _H	AA
XMC1100-T038F0064	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 _H	AA
XMC1100-T038X0064	00011013 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 _H	AA
XMC1100-Q024F0008	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00003000 101ED083 _H	AA
XMC1100-Q024F0016	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1100-Q024F0032	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 _H	AA
XMC1100-Q024F0064	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 _H	AA
XMC1100-Q040F0016	00011042 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1100-Q040F0032	00011042 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 _H	AA
XMC1100-Q040F0064	00011042 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 _H	AA

2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

2.1 Logic Symbols




Figure 2 XMC1100 Logic Symbol for TSSOP-38 and TSSOP-16




Figure 3 XMC1100 Logic Symbol for VQFN-24 and VQFN-40

2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC1100 PG-TSSOP-38 Pin Configuration (top view)




Figure 5 XMC1100 PG-TSSOP-16 Pin Configuration (top view)




Figure 6 XMC1100 PG-VQFN-24 Pin Configuration (top view)




Figure 7 XMC1100 PG-VQFN-40 Pin Configuration (top view)

2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	...	Pad Type
Px.y	N	N		Pad Class

The table is sorted by the “Function” column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The “Pad Type” indicates the employed pad type:

- STD_INOUT (standard bi-directional pads)
- STD_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	15	7	STD_INOUT	
P0.1	24	18	-	-	STD_INOUT	
P0.2	25	19	-	-	STD_INOUT	
P0.3	26	20	-	-	STD_INOUT	
P0.4	27	21	-	-	STD_INOUT	
P0.5	28	22	16	8	STD_INOUT	
P0.6	29	23	17	9	STD_INOUT	
P0.7	30	24	18	10	STD_INOUT	
P0.8	33	27	19	11	STD_INOUT	
P0.9	34	28	20	12	STD_INOUT	
P0.10	35	29	-	-	STD_INOUT	
P0.11	36	30	-	-	STD_INOUT	
P0.12	37	31	21	-	STD_INOUT	

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	VQFN 24	TSSOP 16	Pad Type	Notes
P0.13	38	32	22	-	STD_INOUT	
P0.14	39	33	23	13	STD_INOUT	
P0.15	40	34	24	14	STD_INOUT	
P1.0	22	16	14	-	High Current	
P1.1	21	15	13	-	High Current	
P1.2	20	14	12	-	High Current	
P1.3	19	13	11	-	High Current	
P1.4	18	12	-	-	High Current	
P1.5	17	11	-	-	High Current	
P1.6	16	-	-	-	STD_INOUT	
P2.0	1	35	1	15	STD_INOUT/AN	
P2.1	2	36	2	-	STD_INOUT/AN	
P2.2	3	37	3	-	STD_IN/AN	
P2.3	4	38	-	-	STD_IN/AN	
P2.4	5	1	-	-	STD_IN/AN	
P2.5	6	2	-	-	STD_IN/AN	
P2.6	7	3	4	16	STD_IN/AN	
P2.7	8	4	5	1	STD_IN/AN	
P2.8	9	5	5	1	STD_IN/AN	
P2.9	10	6	6	2	STD_IN/AN	
P2.10	11	7	7	3	STD_INOUT/AN	
P2.11	12	8	8	4	STD_INOUT/AN	
VSS	13	9	9	5	Power	Supply GND, ADC reference GND
VDD	14	10	10	6	Power	Supply VDD, ADC reference voltage/ ORC reference voltage. VDD has to be supplied with the same voltage as VDDP

General Device Information

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	VQFN 24	TSSOP 16	Pad Type	Notes
VDDP	15	10	10	6	Power	I/O port supply
VSSP	31	25	-	-	Power	I/O port ground
VDDP	32	26	-	-	Power	I/O port supply
VSSP	Exp. Pad	-	Exp. Pad	-	Power	Exposed Die Pad The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter.

2.2.2 Port I/O Functions

The following general building block is used to describe each PORT pin:

Table 7 Port I/O Function Description

Function	Outputs			Inputs		
	ALT1	ALTn	HWO0	HWI0	Input	Input
P0.0		MODA.OUT	MODB.OUT	MODB.INA	MODC.INA	
Pn.y	MODA.OUT				MODA.INA	MODC.INB

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn_IN.y, Pn_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn_HWSEL, it is possible to select between different hardware “masters” (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

Table 8 Port I/O Functions

Function	Outputs										Inputs				
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	HW00	HW01	HW00	HW01	Input	Input	Input	Input
P0.0	ERU0_P0OUT0		ERU0_G0OUT0	CCU40_OUT0	CCU40_OUT0	USI00_CH0_SEL00	USI00_CH0_SEL00					CCU40_IN0C			
P0.1	ERU0_P0OUT1		ERU0_G0OUT1	CCU40_OUT1	CCU40_OUT1	USI00_CH0_SEL00	USI00_CH0_SEL00					CCU40_IN0C			
P0.2	ERU0_P0OUT2		ERU0_G0OUT2	CCU40_OUT2	CCU40_OUT2	EMUX00_EMUX02	EMUX00_EMUX02					CCU40_IN0C			
P0.3	ERU0_P0OUT3		ERU0_G0OUT3	CCU40_OUT3	CCU40_OUT3	VAD00_EMUX01	VAD00_EMUX01					CCU40_IN0C			
P0.4				CCU40_OUT1	CCU40_OUT1	VAD00_EMUX00	VAD00_SERVICE_OUT								
P0.5				CCU40_OUT0	CCU40_OUT0										
P0.6				CCU40_OUT0	CCU40_OUT0	USI00_CH1_MCLKOUT	USI00_CH1_MCLKOUT					CCU40_IN0B			
P0.7				CCU40_OUT1	CCU40_OUT1	USI00_CH0_SCLKOUT	USI00_CH0_SCLKOUT					CCU40_IN0B			
P0.8				CCU40_OUT2	CCU40_OUT2	USI00_CH0_SCLKOUT	USI00_CH0_SCLKOUT					CCU40_IN0B			
P0.9				CCU40_OUT3	CCU40_OUT3	USI00_CH0_SEL00	USI00_CH0_SEL00					CCU40_IN0B			
P0.10						USI00_CH0_SEL01	USI00_CH0_SEL01								
P0.11				USI00_CH0_MCLKOUT	USI00_CH0_MCLKOUT	USI00_CH0_SEL02	USI00_CH0_SEL02								
P0.12						USI00_CH0_SEL03	USI00_CH0_SEL03					CCU40_IN0A	CCU40_IN1A	CCU40_IN0A	CCU40_IN1A
P0.13	VAD00_SERVICE_OUT					USI00_CH0_SEL04	USI00_CH0_SEL04								
P0.14						USI00_CH0_SCLKOUT	USI00_CH0_SCLKOUT								
P0.15						USI00_CH0_DOUT0	USI00_CH0_DOUT0								
P1.0		CCU40_OUT0				USI00_CH0_MCLKOUT	USI00_CH0_MCLKOUT			USI00_CH0_DOUT0	USI00_CH0_DOUT0			USI00_CH0_HWINT0	USI00_CH0_HWINT0
P1.1	VAD00_EMUX00	CCU40_OUT0				USI00_CH0_DOUT0	USI00_CH0_DOUT0			USI00_CH0_DOUT1	USI00_CH0_DOUT1			USI00_CH0_HWINT1	USI00_CH0_HWINT1
P1.2	VAD00_EMUX01	CCU40_OUT2				USI00_CH0_DOUT0	USI00_CH0_DOUT0			USI00_CH0_DOUT2	USI00_CH0_DOUT2			USI00_CH0_HWINT2	USI00_CH0_HWINT2
P1.3	VAD00_EMUX02	CCU40_OUT3				USI00_CH1_SCLKOUT	USI00_CH1_SCLKOUT			USI00_CH0_DOUT3	USI00_CH0_DOUT3			USI00_CH0_HWINT3	USI00_CH0_HWINT3
P1.4	VAD00_EMUX10	USI00_CH1_SCLKOUT				USI00_CH0_SEL00	USI00_CH0_SEL00								
P1.5	VAD00_EMUX11	USI00_CH0_DOUT0				USI00_CH0_SEL01	USI00_CH0_SEL01								

Table 8 Port I/O Functions (cont'd)

Function	Outputs										Inputs				
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	HWC0	HW01	HWI0	HWI1	Input	Input	In	Inputs
P1.6	VADDO, ERUATZ	USICO_CH1.D GOUT0		USICO_CH1.S GOUT1		USICO_CH0.S FELOZ	USICO_CH1.S FELOZ							USICO_CH0.D RSP	E
P2.0	ERU0, PROOUT3	CCQUB.OUTPUT0, GOUT3	ERU0, GOUT3			USICO_CH0, DOUT0	USICO_CH0, SGLKOUT							VADDO, GICH6	E
P2.1	ERU0, PROOUT2	CCQUB.OUTPUT0, GOUT2	ERU0, GOUT2			USICO_CH0, DOUT0	USICO_CH1, SGLKOUT							VADDO, GICH6	E
P2.2														VADDO, GACH7	E
P2.3														VADDO, GICH6	E
P2.4														VADDO, GICH6	E
P2.5														VADDO, GICH7	E
P2.6														VADDO, GACH8	E
P2.7														VADDO, GICH1	E
P2.8														VADDO, GICH1	E
P2.9														VADDO, GACH2	E
P2.10	ERU0, PROOUT1	CCQUB.OUTPUT2, GOUT1	ERU0, GOUT1				USICO_CH1, DOUT0							VADDO, GACH8	E
P2.11	ERU0, PROOUT0	CCQUB.OUTPUT0, GOUT0	ERU0, GOUT0			USICO_CH1, ISCLKOUT	USICO_CH1, DOUT0							VADDO, GICH4	E

3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1100.

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1100 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

- **CC**
Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1100 and must be regarded for a system design.
- **SR**
Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC1100 is designed in.

3.1.2 Absolute Maximum Ratings

Stresses above the values listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 9 Absolute Maximum Rating Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Junction temperature	T_J SR	-40	–	115	°C	–
Storage temperature	T_S SR	-40	–	125	°C	–
Voltage on power supply pin with respect to V_{SSP}	V_{DDP} SR	-0.3	–	6	V	–
Voltage on any pin with respect to V_{SSP}	V_{IN} SR	-0.5	–	$V_{DDP} + 0.5$ or max. 6	V	whichever is lower
Voltage on any analog input pin with respect to V_{SSP}	V_{AIN} V_{AREF} SR	-0.5	–	$V_{DDP} + 0.5$ or max. 6	V	–
Input current on any pin during overload condition	I_{IN} SR	-10	–	10	mA	–
Absolute sum of all input currents during overload condition	$\Sigma I_{IN} $ SR	–	–	50	mA	–
Analog comparator input voltage	V_{CM} SR	-0.3	–	$V_{DDP} + 0.3$	V	–

3.1.3 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1100. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 10 Operating Conditions Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Ambient Temperature	T_A SR	-40	–	85	°C	Temp. Range F
		-40	–	105	°C	Temp. Range X
Digital supply voltage ¹⁾	V_{DDP} SR	1.8	–	5.5	V	
MCLK Frequency	f_{MCLK} CC	–	–	33.2	MHz	CPU clock
PCLK Frequency	f_{PCLK} CC	–	–	66.4	MHz	Peripherals clock

1) See also the Supply Monitoring thresholds, [Chapter 3.3.3](#).

3.2 DC Parameters

3.2.1 Input/Output Characteristics

Table 11 provides the characteristics of the input/output pins of the XMC1100.

Table 11 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
Output low voltage on port pins (with standard pads)	V_{OLP}	CC	–	1.0	V	$I_{OL} = 11 \text{ mA (5 V)}$ $I_{OL} = 7 \text{ mA (3.3 V)}$
			–	0.4	V	$I_{OL} = 5 \text{ mA (5 V)}$ $I_{OL} = 3.5 \text{ mA (3.3 V)}$
Output low voltage on high current pads	V_{OLP1}	CC	–	1.0	V	$I_{OL} = 50 \text{ mA (5 V)}$ $I_{OL} = 25 \text{ mA (3.3 V)}$
			–	0.32	V	$I_{OL} = 10 \text{ mA (5 V)}$
			–	0.4	V	$I_{OL} = 5 \text{ mA (3.3 V)}$
Output high voltage on port pins (with standard pads)	V_{OHP}	CC	$V_{DDP} - 1.0$	–	V	$I_{OH} = -10 \text{ mA (5 V)}$ $I_{OH} = -7 \text{ mA (3.3 V)}$
			$V_{DDP} - 0.4$	–	V	$I_{OH} = -4.5 \text{ mA (5 V)}$ $I_{OH} = -2.5 \text{ mA (3.3 V)}$
Output high voltage on high current pads	V_{OHP1}	CC	$V_{DDP} - 0.32$	–	V	$I_{OH} = -6 \text{ mA (5 V)}$
			$V_{DDP} - 1.0$	–	V	$I_{OH} = -8 \text{ mA (3.3 V)}$
			$V_{DDP} - 0.4$	–	V	$I_{OH} = -4 \text{ mA (3.3 V)}$
Input low voltage on port pins (Standard Hysteresis)	V_{ILPS}	SR	–	$0.19 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input high voltage on port pins (Standard Hysteresis)	V_{IHPS}	SR	$0.7 \times V_{DDP}$	–	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input low voltage on port pins (Large Hysteresis)	V_{ILPL}	SR	–	$0.08 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ³⁾

Electrical Parameter
Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
Input high voltage on port pins (Large Hysteresis)	V_{IHPL}	SR	$0.85 \times V_{DDP}$	–	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ³⁾
Input Hysteresis ¹⁾	<i>HYS</i>	CC	$0.08 \times V_{DDP}$	–	V	CMOS Mode (5 V), Standard Hysteresis
			$0.03 \times V_{DDP}$	–	V	CMOS Mode (3.3 V), Standard Hysteresis
			$0.02 \times V_{DDP}$	–	V	CMOS Mode (2.2 V), Standard Hysteresis
			$0.5 \times V_{DDP}$	$0.75 \times V_{DDP}$	V	CMOS Mode(5 V), Large Hysteresis
			$0.4 \times V_{DDP}$	$0.75 \times V_{DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis
			$0.2 \times V_{DDP}$	$0.65 \times V_{DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis
Pull-up resistor on port pins	R_{PUP}	CC	20	50	kohm	$V_{IN} = V_{SSP}$
Pull-down resistor on port pins	R_{PDP}	CC	20	50	kohm	$V_{IN} = V_{DDP}$
Input leakage current ²⁾	I_{OZP}	CC	-1	1	μA	$0 < V_{IN} < V_{DDP}$, $T_A \leq 105 \text{ °C}$
Overload current on any pin	I_{OVP}	SR	-5	5	mA	
Absolute sum of overload currents	$\Sigma I_{OVP} $	SR	–	25	mA	³⁾
Voltage on any pin during V_{DDP} power off	V_{PO}	SR	–	0.3	V	⁴⁾
Maximum current per pin (excluding P1, V_{DDP} and V_{SS})	I_{MP}	SR	-10	11	mA	–
Maximum current per high current pins	I_{MP1A}	SR	-10	50	mA	–

Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
Maximum current into V_{DDP} (TSSOP28/16, VQFN24)	I_{MVDD1}	SR	–	130	mA	³⁾
Maximum current into V_{DDP} (TSSOP38, VQFN40)	I_{MVDD2}	SR	–	260	mA	³⁾
Maximum current out of V_{SS} (TSSOP28/16, VQFN24)	I_{MVSS1}	SR	–	130	mA	³⁾
Maximum current out of V_{SS} (TSSOP38, VQFN40)	I_{MVSS2}	SR	–	260	mA	³⁾

- 1) Not subject to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.
- 2) An additional error current (I_{INL}) will flow if an overload current flows through an adjacent pin.
- 3) Not subject to production test, verified by design/characterization.
- 4) Not subject to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V_{DDP} is powered off.

3.2.2 Analog to Digital Converters (ADC)

Table 12 shows the Analog to Digital Converter (ADC) characteristics.

Table 12 ADC Characteristics (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Supply voltage range (internal reference)	V_{DD_int} SR	1.8	–	3.0	V	SHSCFG.AREF = 11 _B
		3.0	–	5.5	V	SHSCFG.AREF = 10 _B
Supply voltage range (external reference)	V_{DD_ext} SR	3.0	–	5.5	V	SHSCFG.AREF = 00 _B
Analog input voltage range	V_{AIN} SR	$V_{SSP} - 0.05$	–	$V_{DDP} + 0.05$	V	
Auxiliary analog reference ground (SH0-CH0, SH1-CH0)	V_{REFGND} SR	$V_{SSP} - 0.05$	–	$V_{DDP} + 0.05$	V	
Internal reference voltage (full scale value)	V_{REFINT} CC	4.82	5	5.18	V	-40°C - 105°C
		4.9	5	5.1	V	0°C - 85°C ¹⁾
Switched capacitance of an analog input ¹⁾	C_{AINS} CC	–	1.2	2	pF	GNCTRxz.GAINy = 00 _B (unity gain)
		–	1.2	2	pF	GNCTRxz.GAINy = 01 _B (gain g1)
		–	4.5	6	pF	GNCTRxz.GAINy = 10 _B (gain g2)
		–	4.5	6	pF	GNCTRxz.GAINy = 11 _B (gain g3)
Total capacitance of an analog input	C_{AINT} CC	–	–	10	pF	¹⁾
Total capacitance of the reference input	C_{AREFT} CC	–	–	10	pF	¹⁾

Electrical Parameter
Table 12 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gain settings	G_{IN} CC	1			–	GNCTR _{xz} .GAIN _y = 00 _B (unity gain)
		3			–	GNCTR _{xz} .GAIN _y = 01 _B (gain g1)
		6			–	GNCTR _{xz} .GAIN _y = 10 _B (gain g2)
		12			–	GNCTR _{xz} .GAIN _y = 11 _B (gain g3)
Sample Time	t_{sample} CC	3	–	–	1 / f_{ADC}	$V_{DDP} = 5.0$ V
		3	–	–	1 / f_{ADC}	$V_{DDP} = 3.3$ V
		30	–	–	1 / f_{ADC}	$V_{DDP} = 1.8$ V
Sigma delta loop hold time	t_{SD_hold} CC	20	–	–	µs	Residual charge stored in an active sigma delta loop remains available
Conversion time in fast compare mode	t_{CF} CC	9			1 / f_{ADC}	²⁾
Conversion time in 12-bit mode	t_{C12} CC	20			1 / f_{ADC}	²⁾
Maximum sample rate in 12-bit mode ³⁾	f_{C12} CC	–	–	$f_{ADC} / 42.5$	–	1 sample pending
		–	–	$f_{ADC} / 62.5$	–	2 samples pending
Conversion time in 10-bit mode	t_{C10} CC	18			1 / f_{ADC}	²⁾
Maximum sample rate in 10-bit mode ³⁾	f_{C10} CC	–	–	$f_{ADC} / 40.5$	–	1 sample pending
		–	–	$f_{ADC} / 58.5$	–	2 samples pending
Conversion time in 8-bit mode	t_{C8} CC	16			1 / f_{ADC}	²⁾

Electrical Parameter

Table 12 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Maximum sample rate in 8-bit mode ³⁾	f_{C8} CC	–	–	$f_{\text{ADC}} / 38.5$	–	1 sample pending
		–	–	$f_{\text{ADC}} / 54.5$	–	2 samples pending
DNL error	EA_{DNL} CC	–	±2.0	–	LSB 12	
INL error	EA_{INL} CC	–	±4.0	–	LSB 12	
Gain error with external reference	EA_{GAIN} CC	–	±0.5	–	%	SHSCFG.AREF = 00 _B (calibrated)
Gain error with internal reference	EA_{GAIN} CC	–	±3.6	–	%	SHSCFG.AREF = 1X _B (calibrated), -40°C - 105°C
		–	±2.0	–	%	SHSCFG.AREF = 1X _B (calibrated), 0°C - 85°C
Offset error	EA_{OFF} CC	–	±6.0	–	LSB 12	Calibrated

- 1) Not subject to production test, verified by design/characterization.
- 2) No pending samples assumed, excluding sampling time and calibration.
- 3) Includes synchronization and calibration (average of gain and offset calibration).




Figure 8 ADC Voltage Supply

3.2.3 Temperature Sensor Characteristics

Table 13 Temperature Sensor Characteristics¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Measurement time	t_M CC	–	–	10	ms	
Temperature sensor range	T_{SR} SR	-40	–	115	°C	
Sensor Accuracy ²⁾	T_{TSAL} CC	–	+/-20	–	°C	$T_J = -40\text{ °C}$ (calibrated)
		–	+/-12	–	°C	$T_J = -25\text{ °C}$ (calibrated)
		-5	–	5	°C	$T_J = 0\text{ °C}$
		-2	–	2	°C	$T_J = 25\text{ °C}$ (calibrated)
		-4	–	4	°C	$T_J = 70\text{ °C}$
		-2	–	2	°C	$T_J = 115\text{ °C}$ (calibrated)

1) Not subject to production test, verified by design/characterization.

2) The temperature sensor accuracy is independent of the supply voltage.

3.2.4 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Table 14 Power Supply Parameters¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ. ²⁾	Max.		
Active mode current ³⁾	I_{DDPA} CC	–	8.4	11.0	mA	$f_{MCLK} = 32$ MHz $f_{PCLK} = 64$ MHz
		–	3.7	–	mA	$f_{MCLK} = 1$ MHz $f_{PCLK} = 1$ MHz
Sleep mode current Peripherals clock enabled ⁴⁾	I_{DDPSE} CC	–	5.9	–	mA	$f_{MCLK} = 32$ MHz $f_{PCLK} = 64$ MHz
Sleep mode current Peripherals clock disabled ⁵⁾	I_{DDPSD} CC	–	1.2	–	mA	$f_{MCLK} = 1$ MHz $f_{PCLK} = 1$ MHz
Deep Sleep mode current ⁶⁾	I_{DDPDS} CC	–	0.24	–	mA	
Wake-up time from Sleep to Active mode ⁷⁾	t_{SSA} CC	–	6	–	cycles	
Wake-up time from Deep Sleep to Active mode ⁸⁾	t_{DSA} CC	–	280	–	μsec	

1) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.

2) The typical values are measured at $T_A = +25$ °C and $V_{DDP} = 5$ V.

3) CPU and all peripherals clock enabled, Flash is in active mode.

4) CPU is sleep, all peripherals clock enabled and Flash is in active mode.

5) CPU is sleep, Flash is powered down and code executed from RAM after wake-up.

6) CPU is sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.

7) CPU is sleep, Flash is in active mode during sleep mode.

8) CPU is sleep, Flash is in power down mode during deep sleep mode.

Table 15 provides the active current consumption of some modules operating at 5 V power supply at 25 °C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

Table 15 Typical Active Current Consumption¹⁾

Active Current Consumption	Symbol	Limit Values	Unit	Test Condition
		Typ.		
Baseload current	I_{CPUDDC}	5.04	mA	Modules including Core, SCU, PORT, memories, ANATOP ²⁾
VADC and SHS	I_{ADCDCC}	3.4	mA	Set CGATCLR0.VADC to 1 ³⁾
USIC0	I_{USIC0DDC}	0.87	mA	Set CGATCLR0.USIC0 to 1 ⁴⁾
CCU40	I_{CCU40DDC}	0.94	mA	Set CGATCLR0.CCU40 to 1 ⁵⁾
WDT	I_{WDTDDC}	0.03	mA	Set CGATCLR0.WDT to 1 ⁶⁾
RTC	I_{RTCDCC}	0.01	mA	Set CGATCLR0.RTC to 1 ⁷⁾

- 1) Not subject to production test, verified by design/characterisation.
- 2) Baseload current is measured with device running in user mode, MCLK=PCLK=32 MHz, with an endless loop in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.
- 3) Active current is measured with: module enabled, MCLK=32 MHz, running in auto-scan conversion mode
- 4) Active current is measured with: module enabled, alternating messages sent to PC at 57.6kbaud every 200ms
- 5) Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU4 slice for PWM switching from 1500Hz and 1000Hz at regular intervals, 1 CCU4 slice in capture mode for reading period and duty cycle
- 6) Active current is measured with: module enabled, MCLK=32 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1s
- 7) Active current is measured with: module enabled, MCLK=32 MHz, Periodic interrupt enabled

3.2.5 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 16 Flash Memory Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Erase Time per page	t_{ERASE} CC	6.8	7.1	7.6	ms	
Program time per block	t_{PSE} CC	102	152	204	μ s	
Wake-Up time	t_{WU} CC	–	32.2	–	μ s	
Read time per word	t_a CC	–	50	–	ns	
Data Retention Time	t_{RET} CC	10	–	–	years	Max. 100 erase / program cycles
Flash Wait States ¹⁾	$N_{WSFLASH}$ CC	0	0.5	–		$f_{MCLK} = 8$ MHz
		0	1.4	–		$f_{MCLK} = 16$ MHz
		1	1.9	–		$f_{MCLK} = 32$ MHz
Erase Cycles per page	N_{ECYC} CC	–	–	$5 \cdot 10^4$	cycles	
Total Erase Cycles	N_{TECYC} CC	–	–	$2 \cdot 10^6$	cycles	

1) Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.

3.3 AC Parameters

3.3.1 Testing Waveforms




Figure 9 Rise/Fall Time Parameters




Figure 10 Testing Waveform, Output Delay




Figure 11 Testing Waveform, Output High Impedance

3.3.2 Output Rise/Fall Times

Table 17 provides the characteristics of the output rise/fall times in the XMC1100. **Figure 9** describes the rise time and fall time parameters.

Table 17 Output Rise/Fall Times Parameters (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Rise/fall times on High Current Pad ¹⁾²⁾	t_{HCPR} ,	–	9	ns	50 pF @ 5 V ³⁾
	t_{HCPF}	–	12	ns	50 pF @ 3.3 V ⁴⁾
		–	25	ns	50 pF @ 1.8 V ⁵⁾
Rise/fall times on Standard Pad ¹⁾²⁾	t_R , t_F	–	12	ns	50 pF @ 5 V ⁶⁾
		–	15	ns	50 pF @ 3.3 V ⁷⁾
		–	31	ns	50 pF @ 1.8 V ⁸⁾

1) Rise/Fall time parameters are taken with 10% - 90% of supply.

2) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.

3) Additional rise/fall time valid for $C_L = 50$ pF - $C_L = 100$ pF @ 0.150 ns/pF at 5 V supply voltage.

4) Additional rise/fall time valid for $C_L = 50$ pF - $C_L = 100$ pF @ 0.205 ns/pF at 3.3 V supply voltage.

5) Additional rise/fall time valid for $C_L = 50$ pF - $C_L = 100$ pF @ 0.445 ns/pF at 1.8 V supply voltage.

6) Additional rise/fall time valid for $C_L = 50$ pF - $C_L = 100$ pF @ 0.225 ns/pF at 5 V supply voltage.

7) Additional rise/fall time valid for $C_L = 50$ pF - $C_L = 100$ pF @ 0.288 ns/pF at 3.3 V supply voltage.

8) Additional rise/fall time valid for $C_L = 50$ pF - $C_L = 100$ pF @ 0.588 ns/pF at 1.8 V supply voltage.

3.3.3 Power-Up and Supply Threshold Characteristics

Table 18 provides the characteristics of the supply threshold in XMC1100.

Table 18 Power-Up and Supply Threshold Parameters (Operating Conditions apply) ¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
V_{DDP} ramp-up time	t_{RAMPUP} SR	$V_{DDP}/S_{VDDPrise}$	–	10^7	μs	
V_{DDP} slew rate	S_{VDDPOP} SR	0	–	0.1	$V/\mu s$	Slope during normal operation
	S_{VDDP10} SR	0	–	10	$V/\mu s$	Slope during fast transient within +/- 10% of V_{DDP}
	$S_{VDDPrise}$ SR	0	–	10	$V/\mu s$	Slope during power-on or restart after brownout event
	$S_{VDDPfall}^{2)}$ SR	0	–	0.25	$V/\mu s$	Slope during supply falling out of the +/-10% limits ³⁾
V_{DDP} prewarning voltage	V_{DDPPW} CC	2.1	2.25	2.4	V	ANAVDEL.VDEL_SELECT = 00 _B
		2.85	3	3.15	V	ANAVDEL.VDEL_SELECT = 01 _B
		4.2	4.4	4.6	V	ANAVDEL.VDEL_SELECT = 10 _B
V_{DDP} brownout reset voltage	V_{DDPBO} CC	1.55	1.62	1.75	V	calibrated, before user code starts running
Start-up time from power-on reset	t_{SSW} SR	–	320	–	μs	Time to the first user code instruction ⁴⁾

1) Not all parameters are 100% tested, but are verified by design/characterisation.

2) A capacitor of at least 100 nF has to be added between V_{DDP} and V_{SSP} to fulfill the requirement as stated for this parameter.

Electrical Parameter

- 3) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.
- 4) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTAT0 are gated.




Figure 12 Supply Threshold Parameters

3.3.4 On-Chip Oscillator Characteristics

Table 19 provides the characteristics of the 64 MHz clock output from the digital controlled oscillator, DCO1 in XMC1100.

Table 19 64 MHz DCO1 Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit	Test Conditions
			Min.	Typ.	Max.		
Nominal frequency	f_{NOM}	CC	63.5	64	64.5	MHz	under nominal conditions ¹⁾ after trimming
Accuracy	Δf_{LT}	CC	-1.7	–	3.4	%	with respect to $f_{\text{NOM}}(\text{typ})$, over temperature (0 °C to 85 °C) ²⁾
			-3.9	–	4.0	%	with respect to $f_{\text{NOM}}(\text{typ})$, over temperature (-40 °C to 105 °C) ²⁾
Accuracy with calibration based on temperature sensor	Δf_{LTT}	CC	-1.3	–	1.25	%	with respect to $f_{\text{NOM}}(\text{typ})$, over temperature ($T_{\text{A}} = 0 \text{ °C}$ to 105 °C) ²⁾
			-2.6	–	1.25	%	with respect to $f_{\text{NOM}}(\text{typ})$, over temperature ($T_{\text{A}} = -40 \text{ °C}$ to 105 °C) ²⁾

1) The deviation is relative to the factory trimmed frequency at nominal V_{DDC} and $T_{\text{A}} = +25 \text{ °C}$.

2) Not subject to production test, verified by design/characterisation.

Figure 13 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.




Figure 13 Typical DCO1 accuracy over temperature

Table 20 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1100.

Table 20 32 kHz DCO2 Characteristics (Operating Conditions apply)

Parameter	Symbol	Limit Values	Unit	Test Conditions		
					Min.	Typ.
Nominal frequency	f_{NOM} CC	32.5	32.75	33	kHz	under nominal conditions ¹⁾ after trimming
Accuracy	Δf_{LT} CC	-1.7	–	3.4	%	with respect to $f_{\text{NOM}}(\text{typ})$, over temperature (0 °C to 85 °C) ²⁾
		-3.9	–	4.0	%	with respect to $f_{\text{NOM}}(\text{typ})$, over temperature (-40 °C to 105 °C) ²⁾

1) The deviation is relative to the factory trimmed frequency at nominal V_{DCC} and $T_{\text{A}} = + 25 \text{ °C}$.

2) Not subject to production test, verified by design/characterisation.

3.3.5 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 21 SWD Interface Timing Parameters(Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SWDCLK high time	t_1 SR	50	–	500000	ns	–
SWDCLK low time	t_2 SR	50	–	500000	ns	–
SWDIO input setup to SWDCLK rising edge	t_3 SR	10	–	–	ns	–
SWDIO input hold after SWDCLK rising edge	t_4 SR	10	–	–	ns	–
SWDIO output valid time after SWDCLK rising edge	t_5 CC	–	–	68	ns	$C_L = 50$ pF
		–	–	62	ns	$C_L = 30$ pF
SWDIO output hold time from SWDCLK rising edge	t_6 CC	4	–	–	ns	




Figure 14 SWD Timing

3.3.6 SPD Timing Requirements

The optimum SPD decision time between 0_B and 1_B is $0.75 \mu\text{s}$. With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles ($0.69 \mu\text{s}$).

Table 22 Optimum Number of Sample Clocks for SPD

Sample Freq.	Sampling Factor	Sample Clocks 0_B	Sample Clocks 1_B	Effective Decision Time ¹⁾	Remark
8 MHz	4	1 to 5	6 to 12	$0.69 \mu\text{s}$	The other closest option ($0.81 \mu\text{s}$) for the effective decision time is less robust.

1) Nominal sample frequency period multiplied with $0.5 + (\text{max. number of } 0_B \text{ sample clocks})$

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:

- Frequency deviation of the sample clock is +/- 5%
- Effective decision time is between $0.69 \mu\text{s}$ and $0.75 \mu\text{s}$ (calculated with nominal sample frequency)

3.3.7 Peripheral Timings

Note: These parameters are not subject to production test, but verified by design and/or characterization.

3.3.7.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 23 USIC SSC Master Mode Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Slave select output SELO active to first SCLKOUT transmit edge	t_1 CC	80	–	–	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t_2 CC	0	–	–	ns	
Data output DOUT[3:0] valid time	t_3 CC	-10	–	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t_4 SR	80	–	–	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t_5 SR	0	–	–	ns	

Table 24 USIC SSC Slave Mode Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	t_{10} SR	10	–	–	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	t_{11} SR	10	–	–	ns	

Table 24 USIC SSC Slave Mode Timing (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾	t_{12} SR	10	–	–	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾	t_{13} SR	10	–	–	ns	
Data output DOUT[3:0] valid time	t_{14} CC	-	–	80	ns	

1) These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).




Figure 15 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.

3.3.7.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: Operating Conditions apply.

Table 25 USIC IIC Standard Mode Timing¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Fall time of both SDA and SCL	t_1 CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t_2 CC/SR	-	-	1000	ns	
Data hold time	t_3 CC/SR	0	-	-	μs	
Data set-up time	t_4 CC/SR	250	-	-	ns	
LOW period of SCL clock	t_5 CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t_6 CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t_7 CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t_8 CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t_9 CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t_{10} CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	C_b SR	-	-	400	pF	

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

Table 26 USIC IIC Fast Mode Timing ¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Fall time of both SDA and SCL	t_1 CC/SR	20 + 0.1 * C_b ²⁾	-	300	ns	
Rise time of both SDA and SCL	t_2 CC/SR	20 + 0.1 * C_b	-	300	ns	
Data hold time	t_3 CC/SR	0	-	-	μ s	
Data set-up time	t_4 CC/SR	100	-	-	ns	
LOW period of SCL clock	t_5 CC/SR	1.3	-	-	μ s	
HIGH period of SCL clock	t_6 CC/SR	0.6	-	-	μ s	
Hold time for (repeated) START condition	t_7 CC/SR	0.6	-	-	μ s	
Set-up time for repeated START condition	t_8 CC/SR	0.6	-	-	μ s	
Set-up time for STOP condition	t_9 CC/SR	0.6	-	-	μ s	
Bus free time between a STOP and START condition	t_{10} CC/SR	1.3	-	-	μ s	
Capacitive load for each bus line	C_b SR	-	-	400	pF	

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2) C_b refers to the total capacitance of one bus line in pF.




Figure 16 USIC IIC Stand and Fast Mode Timing

3.3.7.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

Note: Operating Conditions apply.

Table 27 USIC IIS Master Transmitter Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	t_1 CC	$2/f_{MCLK}$	-	-	ns	$V_{DDP} \geq 3\text{ V}$
		$4/f_{MCLK}$	-	-	ns	$V_{DDP} < 3\text{ V}$
Clock HIGH	t_2 CC	$0.35 \times t_{1min}$	-	-	ns	
Clock Low	t_3 CC	$0.35 \times t_{1min}$	-	-	ns	
Hold time	t_4 CC	0	-	-	ns	
Clock rise time	t_5 CC	-	-	$0.15 \times t_{1min}$	ns	




Figure 17 USIC IIS Master Transmitter Timing

Table 28 USIC IIS Slave Receiver Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	t_6 SR	$4/f_{MCLK}$	-	-	ns	
Clock HIGH	t_7 SR	$0.35 \times t_{6min}$	-	-	ns	
Clock Low	t_8 SR	$0.35 \times t_{6min}$	-	-	ns	
Set-up time	t_9 SR	$0.2 \times t_{6min}$	-	-	ns	
Hold time	t_{10} SR	10	-	-	ns	




Figure 18 USIC IIS Slave Receiver Timing

4 Package and Reliability

The XMC1100 is a member of the XMC1000 Derivatives of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

4.1 Package Parameters

Table 29 provides the thermal characteristics of the packages used in XMC1100.

Table 29 Thermal Characteristics of the Packages

Parameter	Symbol	Limit Values		Unit	Package Types
		Min.	Max.		
Exposed Die Pad Dimensions	Ex × Ey CC	-	2.7 × 2.7	mm	PG-VQFN-24-19
		-	3.7 × 3.7	mm	PG-VQFN-40-13
Thermal resistance Junction-Ambient	$R_{\Theta JA}$ CC	-	104.6	K/W	PG-TSSOP-16-8 ¹⁾
		-	70.3	K/W	PG-TSSOP-38-9 ¹⁾
		-	46.0	K/W	PG-VQFN-24-19 ¹⁾
		-	38.4	K/W	PG-VQFN-40-13 ¹⁾

1) Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground V_{SSP} , independent of EMC and thermal requirements.

4.1.1 Thermal Considerations

When operating the XMC1100 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The “Thermal resistance $R_{\Theta JA}$ ” quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.

The difference between junction temperature and ambient temperature is determined by $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{\Theta JA}$

The internal power consumption is defined as

$$P_{\text{INT}} = V_{\text{DDP}} \times I_{\text{DDP}} \text{ (switching current and leakage current).}$$

The static external power consumption caused by the output drivers is defined as

$$P_{\text{IOSTAT}} = \Sigma((V_{\text{DDP}} - V_{\text{OH}}) \times I_{\text{OH}}) + \Sigma(V_{\text{OL}} \times I_{\text{OL}})$$

The dynamic external power consumption caused by the output drivers (P_{IODYN}) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce V_{DDP} , if possible in the system
- Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers




Figure 20 PG-TSSOP-16-8




Figure 22 PG-VQFN-40-13

All dimensions in mm.

5 Quality Declaration

Table 30 shows the characteristics of the quality parameters in the XMC1100.

Table 30 Quality Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
ESD susceptibility according to Human Body Model (HBM)	V_{HBM} SR	-	2000	V	Conforming to EIA/JESD22-A114-B
ESD susceptibility according to Charged Device Model (CDM) pins	V_{CDM} SR	-	500	V	Conforming to JESD22-C101-C
Moisture sensitivity level	MSL CC	-	3	-	JEDEC J-STD-020C

www.infineon.com

Published by Infineon Technologies AG

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View XMC1100Q024F0032ABXUMA1 on WIN SOURCE](#)

 [Infineon Technologies](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management