




# THE DATASHEET OF ESDALC5-1BM2



## Single line low capacitance Transil™, transient surge voltage suppressor (TVS) for ESD protection

Datasheet - production data



### Complies with the following standards

- IEC 61000-4-2 (exceeds level 4)
  - 30 kV (air discharge)
  - 30 kV (contact discharge)
- MIL STD 883G - Method 3015-7: class 3
  - Human body model

### Description

The ESDALC5-1BM2 (SOD882) and ESDALC5-1BT2 (SOD882T) are bidirectional single-line TVS diodes designed to protect data lines or other I/O ports against ESD transients.

These devices are ideal for applications where both reduced line capacitance and board space saving are required.

### Features

- Single line low capacitance Transil diode
- Bidirectional ESD protection
- Breakdown voltage  $V_{BR} = 5.8 \text{ V min}$
- Low diode capacitance (26 pF typ. at 0 V)
- Low leakage current  $< 60 \text{ nA}$  at 5 V
- Very small PCB area:  $0.6 \text{ mm}^2$

### Applications


Where transient overvoltage protection in ESD sensitive equipment is required, such as:


- Computers
- Printers
- Communication systems
- Cellular phone handsets and accessories
- Video equipment

### Benefits

- High ESD protection level
- High integration
- Suitable for high density boards
- Lead-free packages
- ECOPACK®2 compliant components

Figure 1: Functional diagram




 TM: Transil is a trademark of STMicroelectronics

# 1 Characteristics

**Table 1: Absolute maximum ratings (T<sub>amb</sub> = 25 °C)**

Symbol	Parameter		Value	Unit
V <sub>PP</sub>	Peak pulse voltage	IEC 61000-4-2: Contact discharge Air discharge	30 30	kV
P <sub>PP</sub>	Peak pulse power	8/20µs, T <sub>j</sub> initial = T <sub>amb</sub>	150	W
I <sub>PP</sub>	Peak pulse current	8/20µs	9	A
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
T <sub>j</sub>	Junction temperature		-55 to +150	
T <sub>L</sub>	Maximum lead temperature for soldering during 10 s		260	

**Figure 2: Electrical characteristics (definitions)**




**Table 2: Electrical characteristics (T<sub>amb</sub> = 25 °C)**


Symbol	Test condition	Min.	Typ.	Max.	Unit
V <sub>BR</sub>	From I/O1 to I/O2, I <sub>R</sub> = 1 mA	11	13	17	V
	From I/O2 to I/O1, I <sub>R</sub> = 1 mA	5.8	8	11	
I <sub>RM</sub>	V <sub>RM</sub> = 5 V			60	nA
R <sub>d</sub>	Dynamic resistance, pulse width 100 ns				Ω
	From I/O1 to I/O2		0.25		
	From I/O2 to I/O1		0.23		
C <sub>line</sub>	F = 1 MHz, V <sub>R</sub> = 0 V		26	30	pF
V <sub>CL</sub>	8 kV contact discharge after 30 ns IEC 61000 4-2		16		V
	From I/O1 to I/O2		11		
	From I/O2 to I/O1				

# 1.1 Characteristics (curves)


**Figure 3: Peak pulse power dissipation versus initial junction temperature (maximum values)**




**Figure 4: Leakage current versus junction temperature (typical values)**




**Figure 5: Leakage current versus junction temperature (typical values)**




**Figure 6: Peak pulse power versus exponential pulse duration (direct)**



**Figure 7: Clamping voltage versus peak pulse current (typical values)**



**Figure 8: Clamping voltage versus peak pulse current (typical values)**



Characteristics

ESDALC5-1BM2, ESDALC5-1BT2

Figure 9: Junction capacitance versus reverse applied voltage (typical values from I/O1 to I/O2)




Figure 10: Junction capacitance versus reverse applied voltage (typical values from I/O2 to I/O1)




Figure 11: ESD response to IEC 61000-4-2 (+8 kV air discharge)




Figure 12: ESD response to IEC 61000-4-2 (-8 kV air discharge)




Figure 13: S21 attenuation measurement result





Figure 14: TLP measurement



## 2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 2.1 SOD882 package information

Figure 15: SOD882 package outline






Table 3: SOD882 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.40	0.47	0.50	0.016	0.019	0.020
A1	0.00		0.05	0.000		0.002
b1	0.45	0.50	0.55	0.018	0.020	0.022
b2	0.45	0.50	0.55	0.018	0.020	0.022
D	0.55	0.60	0.65	0.022	0.024	0.026
E	0.95	1.00	1.05	0.037	0.039	0.041
e	0.60	0.65	0.70	0.024	0.026	0.028
L1	0.20	0.25	0.30	0.008	0.010	0.012
L2	0.20	0.25	0.30	0.008	0.010	0.012



Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

Figure 18: SOD882 tape and specifications



## 2.2 SOD882T package information

Figure 19: SOD882T package outline






Table 4: SOD882T package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.30		0.40	0.012		0.016
A1	0.00		0.05	0.000		0.002
b1	0.45	0.50	0.55	0.018	0.020	0.022
b2	0.45	0.50	0.55	0.018	0.020	0.022
D	0.55	0.60	0.65	0.022	0.024	0.026
E	0.95	1.00	1.05	0.037	0.039	0.041
e	0.60	0.65	0.70	0.024	0.026	0.028
L1	0.20	0.25	0.30	0.008	0.010	0.012
L2	0.20	0.25	0.30	0.008	0.010	0.012



Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

**Figure 22: SOD882T tape and specifications**



### 3 Recommendation on PCB assembly

#### 3.1 Stencil opening design

1. General recommendation on stencil opening design
  - a. Stencil opening dimensions: L (Length), W (Width), T (Thickness).
2. General design rule
  - a. Stencil thickness (T) = 75 ~ 125 μm
  - b. Aspect ratio =  $\frac{W}{T} \geq 1.5$
  - c. Aspect area =  $\frac{L \times W}{2T(L+W)} \geq 0.66$
3. Reference design
  - a. Stencil opening thickness: 100 μm
  - b. Stencil opening for central exposed pad: Opening to footprint ratio is 50%.
  - c. Stencil opening for leads: Opening to footprint ratio is 90%.

Figure 23: Stencil opening dimensions





Figure 24: Recommended stencil window position in mm (inches)



#### 3.2 Solder paste

1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
2. “No clean” solder paste is recommended.
3. Offers a high tack force to resist component movement during high speed.
4. Solder paste with fine particles: powder particle size is 20-38 μm.

### 3.3 Placement


1. Manual positioning is not recommended.
2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
3. Standard tolerance of  $\pm 0.05$  mm is recommended.
4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

### 3.4 PCB design preference

1. To control the solder paste amount, the closed via is recommended instead of open vias.
2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

### 3.5 Reflow profile

Figure 25: ST ECOPACK® recommended soldering reflow profile for PCB mounting



Minimize air convection currents in the reflow oven to avoid component movement.



Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.

## 4 Ordering information

Figure 26: Ordering information scheme




Table 5: Ordering information

Order code	Marking <sup>(1)</sup>	Package	Weight	Base qty.	Delivery mode
ESDALC5-1BM2	G	SOD882	0.93 mg	12000	Tape and reel
ESDALC5-1BT2	H	SOD882T	0.82 mg	12000	Tape and reel

**Notes:**

<sup>(1)</sup>The marking can be rotated by multiples of 90° to differentiate assembly location

## 5 Revision history

**Table 6: Document revision history**

Date	Revision	Changes
02-Feb-2010	1	Initial release.
06-Jun-2012	2	Updated <i>Figure 11</i> , <i>Figure 12</i> , <i>Figure 15</i> , <i>Figure 19</i> , <i>Table 3</i> , and <i>Table 4</i> . Updated note in page 7, 8 and 13. Updated I <sub>RM</sub> in <i>Table 2</i> .
05-Mar-2013	3	Clamping voltage at 30 ns added in <i>Table 2</i> .
09-Jan-2014	4	Updated <i>Table 1</i> , <i>Table 2</i> , <i>Table 5</i> , <i>Figure 2</i> , <i>Figure 3</i> , <i>Figure 4</i> , <i>Figure 5</i> , <i>Figure 6</i> , <i>Figure 7</i> , <i>Figure 8</i> , <i>Figure 9</i> , <i>Figure 10</i> , <i>Figure 11</i> , <i>Figure 12</i> , <i>Figure 16</i> , <i>Figure 17</i> , <i>Figure 20</i> , <i>Figure 21</i> and <i>Figure 24</i> . Added <i>Figure 14</i> .
02-Apr-2014	5	Updated <i>Figure 4</i> and <i>Figure 5</i> .
28-Nov-2016	6	Updated cover image, <i>Table 2: "Electrical characteristics (T<sub>amb</sub> = 25 °C)"</i> and <i>Figure 2: "Electrical characteristics (definitions)"</i> .

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View ESDALC5-1BM2](#) on WIN SOURCE
- ⊖ [STMicroelectronics](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management