



**THE DATASHEET OF  
VC-709-ECE-KAAN-156M250000**




## Helping Customers Innovate, Improve & Grow



### Description

Vectron's VC-709 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off a 2.5 or 3.3 volt supply in a hermetically sealed 7x5 ceramic package.


### Features

- Ultra Low Jitter Performance, 3rd OT or Fundamental Crystal Design
- 13.500-220.0000MHz Output Frequencies
- Low Power
- 400ps max Rise and Fall Time
- Excellent Power Supply Rejection Ratio
- Enable/Disable
- 3.3 or 2.5V operation
- -10/70°C or -40/85°C Operation
- Hermetically Sealed 7.0x5.0 mm Ceramic Package
- Product is compliant to RoHS directive  and fully compatible with lead free assembly


### Applications

- PCI Express
- Ethernet, GbE, Synchronous Ethernet
- Fiber Channel
- Enterprise Servers
- Telecom
- Clock source for A/D's, D/A's
- Driving FPGA's
- Test and Measurement
- PON
- Medical
- COTS

### Block Diagram




### Phase Noise




# Performance Specifications

| Table 1. Electrical Performance, LVPECL Option  |                      |                                       |  |                                   |                                  |
|---|----------------------|---------------------------------------|--|-----------------------------------|----------------------------------|
| Parameter   | Symbol               | Min                                   | Typical                                | Maximum                           | Units                            |
| Voltage <sup>1</sup>  | $V_{DD}$             | 3.135<br>2.375                        | 3.3<br>2.5                             | 3.465<br>2.625                    | V<br>V                           |
| Current <sup>2</sup> , 3.3V<br>2.5V   | $I_{DD}$             |                                       |  | 45<br>42                          | mA                               |
| Frequency   |                      |                                       |  |                                   |                                  |
| Nominal Frequency : 3.3V Supply<br>2.5V Supply  | $f_N$                | 13.5<br>125.0                         |  | 220.000<br>220.000                | MHz                              |
| Stability <sup>3</sup> (Ordering Option)  |                      | $\pm 20, \pm 25, \pm 50$ or $\pm 100$ |  |                                   | ppm                              |
| Outputs   |                      |                                       |  |                                   |                                  |
| Output Logic Levels <sup>2</sup><br>Output Logic High<br>Output Logic Low   | $V_{OH}$<br>$V_{OL}$ | $V_{DD}-1.025$<br>$V_{DD}-1.810$      |  | $V_{DD}-0.880$<br>$V_{DD}-1.650$  | V<br>V                           |
| Output Rise and Fall Time <sup>2</sup>  | $t_R/t_F$            |                                       |  | 400                               | ps                               |
| Load  |                      | 50 ohms into $V_{DD}-2.0V$            |  |                                   |                                  |
| Duty Cycle <sup>4</sup>   |                      | 45                                    |  | 55                                | %                                |
| Jitter <sup>5</sup> , 156.250MHz<br>12kHz-50MHz<br>12kHz -20MHz<br>10kHz-1MHz   | $\phi J$             |                                       |  | 200<br>150<br>100                 | fs<br>fs<br>fs                   |
| Period Jitter <sup>6</sup> , 156.250MHz,<br>RMS<br>P/P<br>Cycle-Cycle <sup>6</sup><br>RMS<br>P/P<br>Random Jitter <sup>7</sup><br>Deterministic Jitter <sup>7</sup> | $\phi J$             |                                       | 1.1<br>10.5<br>1.9<br>17.7<br>2.2<br>0 | 2.2<br>21.0<br>3.8<br>35.4<br>4.4 | ps<br>ps<br>ps<br>ps<br>ps<br>ps |
| Enable/Disable  |                      |                                       |  |                                   |                                  |
| Outputs Enabled <sup>8</sup><br>Outputs Disabled  | $V_{IH}$<br>$V_{IL}$ | $0.7*V_{DD}$                          |  | $0.3*V_{DD}$                      | V<br>V                           |
| Disable Time  | $t_D$                |                                       |  | 200                               | ns                               |
| Enable/Disable Leakage Current  |                      |                                       |  | $\pm 200$                         | $\mu A$                          |
| Start-Up Time   | $t_{SU}$             |                                       |  | 10                                | ms                               |
| Operating Temp. (Ordering Option)   | $T_{OP}$             | -10/70 or -40/85                      |  |                                   | $^{\circ}C$                      |
| Package Size  |                      | 7.0 x 5.0 x 1.5                       |  |                                   | mm                               |

1. The VC-709 power supply pin should be filtered, eg, a 10uf, 0.1 uf and 0.01 uf capacitor.
2. Figure 1 defines the test circuit and Figure 2 defines these parameters.
3. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
4. Duty Cycle is defined as the On/Time Period.
5. Measured using an Agilent E5052.
6. Measured using a LeCroy Wavemaster 8600A, 90K samples
7. Measured using a Wavecrest SIA3300C, 90K samples.
8. Outputs will be Enabled if Enable/Disable is left open.



**Figure 1.**




**Figure 2.**

# Performance Specifications

**Table 2. Electrical Performance, LVDS Option**

| Parameter  | Symbol               | Min                                   | Typical      | Maximum           | Units          |
|--|----------------------|---------------------------------------|--------------|-------------------|----------------|
| <b>Supply</b>  |                      |                                       |              |                   |                |
| Voltage <sup>1</sup>   | $V_{DD}$             | 3.135<br>2.375                        | 3.3<br>2.5   | 3.465<br>2.625    | V<br>V         |
| Current <sup>2</sup> , 3.3V<br>2.5V  | $I_{DD}$             |                                       |              | 17<br>14          | mA             |
| <b>Frequency</b>   |                      |                                       |              |                   |                |
| Nominal Frequency  | $f_N$                | 13.5                                  |              | 220.000           | MHz            |
| Stability <sup>3</sup> (Ordering Option)   |                      | $\pm 20, \pm 25, \pm 50$ or $\pm 100$ |              |                   | ppm            |
| <b>Outputs</b>   |                      |                                       |              |                   |                |
| Output Logic Levels <sup>2</sup><br>Output Logic High<br>Output Logic Low          | $V_{OH}$<br>$V_{OL}$ | 0.9                                   | 1.43<br>1.10 | 1.6               | V<br>V         |
| Output Amplitude   |                      | 250                                   | 350          | 450               | mV             |
| Differential Output Error  |                      |                                       |              | 50                | mV             |
| Offset Voltage   |                      | 1.125                                 | 1.25         | 1.375             | V              |
| Offset Voltage Error   |                      |                                       |              | 50                | mV             |
| Output Leakage Current, Outputs Disabled   |                      |                                       |              | 10                | $\mu$ A        |
| Output Rise and Fall Time <sup>3</sup>   | $t_R/t_F$            |                                       |              | 400               | ps             |
| Load   |                      | 100 ohms differential                 |              |                   |                |
| Duty Cycle <sup>4</sup>  |                      | 45                                    |              | 55                | %              |
| Jitter <sup>5</sup> , 156.250MHz<br>12kHz - 50MHz<br>12kHz - 20MHz<br>10kHz - 1MHz | $\phi J$             |                                       |              | 200<br>150<br>100 | fs<br>fs<br>fs |
| Period Jitter <sup>6</sup> , 156.250MHz<br>RMS<br>P/P                              | $\phi J$             |                                       | 1.1<br>10.5  | 2.2<br>21.0       | ps<br>ps       |
| Cycle-Cycle Jitter <sup>6</sup><br>RMS<br>P/P                                      |                      |                                       | 1.9<br>17.7  | 3.8<br>35.4       | ps<br>ps       |
| Random Jitter <sup>7</sup>   |                      |                                       | 2.2          | 4.4               | ps             |
| Deterministic Jitter <sup>7</sup>  |                      |                                       | 0            |                   | ps             |
| <b>Enable/Disable</b>  |                      |                                       |              |                   |                |
| Outputs Enabled <sup>8</sup><br>Outputs Disabled                                   | $V_{IH}$<br>$V_{IL}$ | $0.7 * V_{DD}$                        |              | $0.3 * V_{DD}$    | V<br>V         |
| Disable Time   | $t_D$                |                                       |              | 200               | ns             |
| Enable/Disable Leakage Current   | $I_{E/D}$            |                                       |              | $\pm 200$         | $\mu$ A        |
| Start-Up Time  | $t_{SU}$             |                                       |              | 10                | ms             |
| Operating Temp. (Ordering Option)  | $T_{OP}$             | $-10/70$ or $-40/85$                  |              |                   | $^{\circ}$ C   |
| Package Size   |                      | 7.0 x 5.0 x 1.5                       |              |                   | mm             |

1. The VC-709 power supply pin should be filtered, eg, a 10uf, 0.1uf and 0.01uf capacitor.
2. Figure 2 defines these parameters and Figure 3 defines the test circuit.
3. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
4. Duty Cycle is defined as the On/Time Period.
5. Measured using an Agilent E5052.
6. Measured using a LeCroy Wavemaster 8600A, 90K samples.
7. Measured using a Wavecrest SIA3300C, 90K samples.
8. Outputs will be Enabled if Enable/Disable is left open.




**Figure 3.**

# Performance Specifications


**Table 3. Electrical Performance, HCSL Output**

| Parameter  | Symbol               | Min                      | Typical    | Maximum        | Units    |
|--|----------------------|--------------------------|------------|----------------|----------|
| <b>Supply</b>  |                      |                          |            |                |          |
| Voltage <sup>1</sup>                                 | $V_{DD}$             | 2.375<br>3.165           | 2.5<br>3.3 | 2.625<br>3.465 | V<br>V   |
| Current <sup>2</sup>                                 | $I_{DD}$             |                          |            | 39             | mA       |
| <b>Frequency</b>                                     |                      |                          |            |                |          |
| Nominal Frequency                                    | $f_N$                | 13.5                     |            | 170            | MHz      |
| Stability <sup>3</sup> (Ordering Options)            |                      | ±25, ±50 or ±100         |            |                | ppm      |
| <b>Outputs</b>                                       |                      |                          |            |                |          |
| Output High, 3.3V<br>Output High, 2.5V               | $V_{OH}$             | 600<br>580               |            | 850<br>850     | mV<br>mV |
| Output Low   | $V_{OL}$             | -150                     |            | 150            | mV       |
| Output Logic Swing, 3.3V<br>Output Logic Swing, 2.5V | $V_{OPP}$            | 0.65<br>0.60             |            |                | V<br>V   |
| Output Rise and Fall Time <sup>3</sup>               | $t_R/t_F$            |                          |            | 500            | ps       |
| Load   |                      | 50 ohms to ground        |            |                |          |
| Duty Cycle <sup>4</sup>                              |                      | 45                       |            | 55             | %        |
| Jitter <sup>5</sup> (12 kHz - 20 MHz) 100.000MHz     | $\phi_J$             |                          |            | 300            | fs       |
| Jitter <sup>6</sup> , 100.000MHz                     | $\phi_J$             | PCIe Gen1-Gen5 Compliant |            |                |          |
| <b>Enable/Disable</b>                                |                      |                          |            |                |          |
| Outputs Enabled <sup>8</sup><br>Outputs Disabled     | $V_{IH}$<br>$V_{IL}$ | 0.7* $V_{DD}$            |            | 0.3* $V_{DD}$  | V<br>V   |
| Disable Time   | $t_D$                |                          |            | 200            | ns       |
| Enable/Disable Leakage Current                       | $I_{E/D}$            |                          |            | ±200           | uA       |
| Start-Up Time  | $t_{SU}$             |                          |            | 10             | ms       |
| Operating Temp. (Ordering Option)                    | $T_{OP}$             | -10/70 or -40/85         |            |                | °C       |
| Package Size   |                      | 7.0 x 5.0 x 1.5          |            |                | mm       |

1. The VC-709 power supply pin should be filtered, e.g., a 10uf, 0.1uf and 0.01uf capacitor.
2. Figure 4 defines the test circuit and Figure 5 defines these parameters.
3. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
4. Duty Cycle is defined as the On Time/Period.
5. Measured using an Agilent E5052.
6. Measured using a LeCroy Wavemaster 8600A, 90K samples.
7. Measured using a Wavecrest SIA3300C, 90K samples.
8. Outputs will be Enabled if the Enable/Disable pad is left open.



**Figure 4.**



**Figure 5.**

# Package and Pinout

**Table 4. Pinout**



| Pin # | Symbol    | Function                        |
|-------|-----------|---------------------------------|
| 1     | E/D or NC | Enable/Disable or No Connection |
| 2     | E/D or NC | Enable/Disable or No Connection |
| 3     | GND       | Electrical and Lid Ground       |
| 4     | $f_o$     | Output Frequency                |
| 5     | $Cf_o$    | Complementary Output Frequency  |
| 6     | $V_{DD}$  | Supply Voltage                  |

**Table 5. Enable Disable Function**

| E/D Pin | Output         |
|---------|----------------|
| High    | Clock Output   |
| Open    | Clock Output   |
| Low     | High Impedance |

**Marking Information**


XXXXXX - Frequency (Example: 100M00)  
 YY - Year of Manufacture  
 WW - Week of the Year  
 C - Manufacturing Location  
 Δ - Pin 1 Indicator




**Figure 6. Pad Layout**

**Figure 7. Package Outline Drawing**


# HCSL Application Diagrams



**Figure 8. Standard HCSL Output Configuration**



**Figure 9. Single Resistor Termination Scheme**




**Figure 10. In some cases a 10-30 ohm series resistor is used to help reduce overshoot.**


The VC-709 incorporates a standard High Speed Current Logic, HCSL, output scheme which is a 15mA current source switched between Out and Complementary Out. Being un-terminated drains, as shown in Figure 8, they require external 50 ohm resistors to ground as shown in Figure 9. HCSL is a high impedance output with quick switching times, in can be advantageous to use a 10 to 30 ohm series resistor as shown in Figure 10, to help reduce overshoot/ringing.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

## LVPECL Application Diagrams



**Figure 11. Single Resistor Termination Scheme**  
Resistor values are typically 140 ohms for 3.3V operation and 84 ohms for 2.5V operation.




**Figure 12. Pull-Up Pull Down Termination**  
Resistor values shown are typical for 3.3 V operation. For 2.5V operation, the resistor to ground is 62 ohms and the resistor to supply is 250 ohms


The VC-709 incorporates a standard PECL output scheme, which are un-terminated FET drains. There are numerous application notes on terminating and interfacing PECL logic and the two most common methods are a single resistor to ground, Figure 11, or for best 50 ohm matching a pull-up/pull-down scheme as shown in Figure 12 should be used. AC coupling capacitors are optional, depending on the application and the input logic requirements of the next stage.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

## LVDS Application Diagrams



**Figure 13. LVDS to LVDS Connection, Internal 100ohm Resistor**  
Some LVDS structures have an internal 100 ohm resistor on the input and do not need additional components. AC blocking capacitors can be used if the DC levels are incompatible.



**Figure 14. LVDS to LVDS Connection**  
Some input structures may not have an internal 100 ohm resistor on the input and will need an external 100ohm resistor for impedance matching. Also, the input may have an internal DC bias which may not be compatible with LVDS levels, AC blocking capacitors can be used.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

## Environmental and IR Compliance


| Table 6. Environmental Compliance |                              |
|-----------------------------------|------------------------------|
| Parameter                         | Condition                    |
| Mechanical Shock                  | MIL-STD-883 Method 2002      |
| Mechanical Vibration              | MIL-STD-883 Method 2007      |
| Temperature Cycle                 | MIL-STD-883 Method 1010      |
| Solderability                     | MIL-STD-883 Method 2003      |
| Fine and Gross Leak               | MIL-STD-883 Method 1014      |
| Resistance to Solvents            | MIL-STD-202 Method 215       |
| Moisture Sensitivity Level        | MSL1                         |
| Contact Pads                      | Gold (0.3-1.0um) over Nickel |
| ThetaJC (bottom of case)          | 31 °C/W                      |
| Weight                            | 167 mg                       |

## Suggested IR Profile

Devices are built using lead free epoxy and can be subjected to standard lead free IR reflow conditions shown in Table 7. Contact pads are gold over nickel and lower maximum temperatures can also be used, such as 220C.

| Parameter                | Symbol      | Value       |
|--------------------------|-------------|-------------|
| PreHeat Time             | $t_s$       | 200 sec Max |
| Ramp Up                  | $R_{UP}$    | 3°C/sec Max |
| Time above 217°C         | $t_L$       | 150 sec Max |
| Time to Peak Temperature | $t_{AMB-P}$ | 480 sec Max |
| Time at 260°C            | $t_P$       | 30 sec Max  |
| Time at 240°C            | $t_{P2}$    | 60 sec Max  |
| Ramp down                | $R_{DN}$    | 6°C/sec Max |

Solderprofile:



## Maximum Ratings, Tape & Reel

### Absolute Maximum Ratings and Handling Precautions

Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability.


Although ESD protection circuitry has been designed into the VC-709, proper precautions should be taken when handling and mounting, Vectron employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation.

ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry standard has been adopted for the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.

| Parameter                 |                      | Unit |
|---------------------------|----------------------|------|
| Storage Temperature       | -55 to 125           | °C   |
| Junction Temperature      | 150                  | C    |
| Supply Voltage            | -0.5 to 5.0          | V    |
| Enable Disable Voltage    | -0.5 to $V_{DD}+0.5$ | V    |
| ESD, Human Body Model     | 1500                 | V    |
| ESD, Charged Device Model | 1500                 | V    |


Table 9. Tape and Reel Information

| Tape Dimensions (mm) |     |     |    |    | Reel Dimensions (mm) |   |    |    |    |    |    |        |
|----------------------|-----|-----|----|----|----------------------|---|----|----|----|----|----|--------|
| W                    | F   | Do  | Po | P1 | A                    | B | C  | D  | N  | W1 | W2 | #/Reel |
| 16                   | 7.5 | 1.5 | 4  | 8  | 180                  | 2 | 13 | 21 | 50 | 17 | 21 | 1000   |



## Ordering Information

### VC-709- E C E - K A A N - xxxMxxxxxxXX




### ±20ppm Options

- VC-709-107-frequency= LVPECL, +3.3V, ±20ppm over -10/70°C, E/D on Pin1
- VC-709-109-frequency= LVDS, +3.3V, ±20ppm over -10/70°C, E/D on Pin1
- VC-709-110-frequency= LVPECL, +2.5V, ±20ppm over -10/70°C, E/D on Pin1
- VC-709-111-frequency= LVDS, +2.5V, ±20ppm over -10/70°C, E/D on Pin1
- VC-709-119-frequency= LVPECL, +3.3V, ±20ppm over -40/85°C, E/D on Pin1
- VC-709-120-frequency= LVPECL, +2.5V, ±20ppm over -40/85°C, E/D on Pin1
- VC-709-121-frequency= LVDS, +3.3V, ±20ppm over -40/85°C, E/D on Pin1
- VC-709-122-frequency= LVDS, +2.5V, ±20ppm over -40/85°C, E/D on Pin1

## PCI Express Ordering Information

### VC-709- PCIE2 - 100M000000\*



**Example:**

- |  |                               |
|--|-------------------------------|
| <b>VC-709-EDE-KAAN-125M000000TR</b>    | <b>Tape and Reel</b>          |
| <b>VC-709-EDE-KAAN-125M000000</b>      | <b>Cut Tape</b>               |
| <b>VC-709-EDE-KAAN-125M000000_SNPB</b> | <b>Tin lead solder dipped</b> |

## Revision History

| Revision Date | Approved | Description  |
|---------------|----------|--|
| Sep 05, 2014  | VN       | VC-709 Product Initial Release.  |
| Dec 12, 2014  | VN       | Added min and max values for LVDS output amplitude.  |
| Apr 27, 2016  | VN       | Updated LVDS 100MHz noise information and added maximum jitter numbers.                                |
| Aug 10, 2018  | FB       | Update logo and contact information, add SNPB DIP ordering option, marking details, thetaJC and weight |
| May 10, 2019  | FB       | Update logo, contact and SNPB ordering option  |
| April, 2020   | FB       | Add tape and reel ordering information, updates and corrections as needed                              |

## Contact Information

### **USA:**

100 Watts Street  
 Mt Holly Springs, PA 17065  
 Tel: 1.717.486.3411  
 Fax: 1.717.486.5920

### **Europe:**

Landstrasse  
 74924 Neckarbischofsheim  
 Germany  
 Tel: +49 (0) 7268.801.0  
 Fax: +49 (0) 7268.801.281



Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATION OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING, BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly, or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### **Trademarks**

The Microchip and Vectron names and logos are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View VC-709-ECE-KAAN-156M250000 on WIN SOURCE](#)
- ⊖ [Microchip Technology](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management