



**THE DATASHEET OF  
DS89C21TM/NOPB**



## DS89C21 Differential CMOS Line Driver and Receiver Pair

Check for Samples: [DS89C21](#)

### FEATURES

- Meets TIA/EIA-422-A (RS-422) and CCITT V.11 Recommendation
- **LOW POWER** Design—15 mW Typical
- **Guaranteed AC Parameters:**
  - Maximum Driver Skew 2.0 ns
  - Maximum Receiver Skew 4.0 ns
- **Extended Temperature Range:** –40°C to +85°C
- Available in SOIC Packaging
- Operates over 20 Mbps
- Receiver OPEN Input Failsafe Feature

### DESCRIPTION

The DS89C21 is a differential CMOS line driver and receiver pair, designed to meet the requirements of TIA/EIA-422-A (RS-422) electrical characteristics interface standard. The DS89C21 provides one driver and one receiver in a minimum footprint. The device is offered in an 8-pin SOIC package.


The CMOS design minimizes the supply current to 6 mA, making the device ideal for use in battery powered or power conscious applications.

The driver features a fast transition time specified at 2.2 ns, and a maximum differential skew of 2 ns making the driver ideal for use in high speed applications operating above 10 MHz.

The receiver can detect signals as low as 200 mV, and also incorporates hysteresis for noise rejection. Skew is specified at 4 ns maximum.

The DS89C21 is compatible with TTL and CMOS levels (DI and RO).

### Connection Diagram



See Package Number D (R-PDSO-G8)

#### Truth Table Driver

Input	Outputs	
DI	DO	DO*
H	H	L
L	L	H

#### Truth Table Receiver

Inputs	Output
RI–RI*	RO
$V_{DIFF} \geq +200$ mV	H
$V_{DIFF} \leq -200$ mV	L
OPEN <sup>(1)</sup>	H

(1) Non-terminated



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings <sup>(1)(2)(3)</sup>

Supply Voltage ( $V_{CC}$ )	7V
Driver Input Voltage (DI)	-1.5V to $V_{CC} + 1.5V$
Driver Output Voltage (DO, $\overline{DO}$ )	-0.5V to +7V
Receiver Input Voltage— $V_{CM}$ (RI, $\overline{RI}$ )	$\pm 14V$
Differential Receiver Input Voltage— $V_{DIFF}$ (RI, $\overline{RI}$ )	$\pm 14V$
Receiver Output Voltage (RO)	-0.5V to $V_{CC} + 0.5V$
Receiver Output Current (RO)	$\pm 25$ mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C
Lead Temperature ( $T_L$ ) (Soldering 4 sec.)	+260°C
Maximum Junction Temperature	150°C
Maximum Package Power Dissipation @+25°C	
D Package	714 mW
Derate D Package	5.7 mW/°C above +25°C

- (1) Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The tables of [Electrical Characteristics](#) specify conditions for device operation.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) ESD Rating: HBM (1.5 k $\Omega$ , 100 pF) all pins  $\geq 2000V$ . EIAJ (0 $\Omega$ , 200 pF)  $\geq 250V$

### Recommended Operating Conditions

	Min	Max	Units
Supply Voltage ( $V_{CC}$ )	4.50	5.50	V
Operating Temperature ( $T_A$ )	-40	+85	°C
Input Rise or Fall Time (DI)		500	ns

**Electrical Characteristics** <sup>(1)(2)</sup>

Over recommended supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units	
<b>DRIVER CHARACTERISTICS</b>								
$V_{IH}$	Input Voltage HIGH		DI	2.0		$V_{CC}$	V	
$V_{IL}$	Input Voltage LOW			GND		0.8	V	
$I_{IH}, I_{IL}$	Input Current	$V_{IN} = V_{CC}, GND, 2.0V, 0.8V$			0.05	$\pm 10$	$\mu A$	
$V_{CL}$	Input Clamp Voltage	$I_{IN} = -18\text{ mA}$				-1.5	V	
$V_{OD1}$	Unloaded Output Voltage	No Load	DO, DO*		4.2	6.0	V	
$V_{OD2}$	Differential Output Voltage	$R_L = 100\Omega$		2.0	3.0		V	
$\Delta V_{OD2}$	Change in Magnitude of $V_{OD2}$ for Complementary Output States				5.0	400	mV	
$V_{OD3}$	Differential Output Voltage	$R_L = 150\Omega$		2.1	3.1		V	
$V_{OD4}$	Differential Output Voltage	$R_L = 3.9\text{ k}\Omega$			4.0	6.0	V	
$V_{OC}$	Common Mode Voltage	$R_L = 100\Omega$			2.0	3.0	V	
$\Delta V_{OC}$	Change in Magnitude of $V_{OC}$ for Complementary Output States				2.0	400	mV	
$I_{OSD}$	Output Short Circuit Current	$V_{OUT} = 0V$			-30	-115	-150	mA
$I_{OFF}$	Output Leakage Current	$V_{CC} = 0V$				0.03	+100	$\mu A$
						-0.08	-100	$\mu A$
<b>RECEIVER CHARACTERISTICS</b>								
$V_{TL}, V_{TH}$	Differential Thresholds	$V_{IN} = +7V, 0V, -7V$	RI, RI*	-200	$\pm 25$	+200	mV	
$V_{HYS}$	Hysteresis	$V_{CM} = 0V$		20	50		mV	
$R_{IN}$	Input Impedance	$V_{IN} = -7V, +7V, \text{Other} = 0V$		5.0	9.5		k $\Omega$	
$I_{IN}$	Input Current	Other Input = 0V, $V_{CC} = 5.5V$ and $V_{CC} = 0V$		$V_{IN} = +10V$		+1.0	+1.5	mA
				$V_{IN} = +3.0V$	0	+0.22		mA
				$V_{IN} = +0.5V$		-0.04		mA
				$V_{IN} = -3V$	0	-0.41		mA
				$V_{IN} = -10V$		-1.25	-2.5	mA
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -6\text{ mA}$		$V_{DIFF} = +1V$	3.8	4.9	V	
				$V_{DIFF} = \text{OPEN}$	3.8	4.9	V	
$V_{OL}$	Output LOW Voltage	$I_{OL} = +6\text{ mA}, V_{DIFF} = -1V$			0.08	0.3	V	
$I_{OSR}$	Output Short Circuit Current	$V_{OUT} = 0V$		-25	-85	-150	mA	
<b>DRIVER AND RECEIVER CHARACTERISTICS</b>								
$I_{CC}$	Supply Current	No Load		$V_{CC}$		3.0	6	mA
						3.8	12	mA

- (1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.
- (2) All typicals are given for  $V_{CC} = 5.0V$  and  $T_A = 25^\circ C$ .

### Switching Characteristics <sup>(1)(2)</sup>

Over recommended supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
<b>DIFFERENTIAL DRIVER CHARACTERISTICS</b>							
$t_{PLHD}$	Propagation Delay LOW to HIGH	$R_L = 100\Omega$	2	4.9	10	ns	
$t_{PHLD}$	Propagation Delay HIGH to LOW	$C_L = 50\text{ pF}$					
$t_{SKD}$	Skew, $ t_{PLHD} - t_{PHLD} $						
$t_{TLH}$	Transition Time LOW to HIGH		(Figure 2 Figure 4)		2.2	9	ns
$t_{THL}$	Transition Time HIGH to LOW			2.1	9	ns	
<b>RECEIVER CHARACTERISTICS</b>							
$t_{PLH}$	Propagation Delay LOW to HIGH	$C_L = 50\text{ pF}$	6	18	30	ns	
$t_{PHL}$	Propagation Delay HIGH to LOW	$V_{DIFF} = 2.5\text{V}$					
$t_{SK}$	Skew, $ t_{PLH} - t_{PHL} $	$V_{CM} = 0\text{V}$					
$t_r$	Rise Time		(Figure 7)		2.5	9	ns
$t_f$	Fall Time			2.1	9	ns	

- (1) All typicals are given for  $V_{CC} = 5.0\text{V}$  and  $T_A = 25^\circ\text{C}$ .
- (2)  $f = 1\text{ MHz}$ ,  $t_r$  and  $t_f \leq 6\text{ ns}$ .

#### Parameter Measurement Information





Figure 1.  $V_{OD}$  and  $V_{OC}$  Test Circuit



$f = 1\text{ MHz}$ ,  $t_r$  and  $t_f \leq 6\text{ ns}$ .

Figure 2. Driver Propagation Delay Test Circuit




Figure 3. Driver Differential Propagation Delay Timing





Figure 4. Driver Differential Transition Timing



f = 1 MHz, tr and tf ≤ 6 ns.

Figure 5. Receiver Propagation Delay Test Circuit





Figure 6. Receiver Propagation Delay Timing

**Figure 7. Receiver Rise and Fall Times**

---

**REVISION HISTORY**

<b>Changes from Revision B (April 2013) to Revision C</b>	<b>Page</b>
<hr/> <ul style="list-style-type: none"><li>• Changed layout of National Data Sheet to TI format .....</li></ul>	<hr/> <b>6</b>

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS89C21TM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	DS89C21TM	<a href="#">Samples</a>
DS89C21TMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	DS89C21TM	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS89C21TMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS89C21TMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

## NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View DS89C21TM/NOPB on WIN SOURCE](#)

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management