



**THE DATASHEET OF
MK70FN1M0VMJ12R**



K70P256M120SF3

K70 Sub-Family

Supports the following:
MK70FX512VMJ12,
MK70FN1M0VMJ12

Key features

- Operating Characteristics
 - Voltage range: 1.71 to 3.6 V
 - Flash write voltage range: 1.71 to 3.6 V
 - Temperature range (ambient): -40 to 105°C
- Performance
 - Up to 120 MHz Arm® Cortex®-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
- Memories and memory interfaces
 - Up to 1024 KB program flash memory on non-FlexMemory devices
 - Up to 512 KB program flash memory on FlexMemory devices
 - Up to 512 KB FlexNVM on FlexMemory devices
 - 16 KB FlexRAM on FlexMemory devices
 - Up to 128 KB RAM
 - Serial programming interface (EzPort)
 - FlexBus external bus interface
 - DDR controller interface
 - NAND flash controller interface
- Clocks
 - 3 to 32 MHz crystal oscillator
 - 32 kHz crystal oscillator
 - Multi-purpose clock generator
- System peripherals
 - Multiple low-power modes to provide power optimization based on application requirements
 - Memory protection unit with multi-master protection
 - 32-channel DMA controller, supporting up to 128 request sources
 - External watchdog monitor
 - Software watchdog
 - Low-leakage wakeup unit
- Security and integrity modules
 - Hardware CRC module to support fast cyclic redundancy checks
 - Tamper detect and secure storage
 - Hardware random-number generator
 - Hardware encryption supporting DES, 3DES, AES, MD5, SHA-1, and SHA-256 algorithms
 - 128-bit unique identification (ID) number per chip
- Human-machine interface
 - Graphic LCD controller
 - Low-power hardware touch sensor interface (TSI)
 - General-purpose input/output
- Analog modules
 - Four 16-bit SAR ADCs
 - Programmable gain amplifier (PGA) (up to x64) integrated into each ADC
 - Two 12-bit DACs
 - Four analog comparators (CMP) containing a 6-bit DAC and programmable reference input
 - Voltage reference
- Timers
 - Programmable delay block
 - Two 8-channel motor control/general purpose/PWM timers
 - Two 2-channel quadrature decoder/general purpose timers
 - IEEE 1588 timers
 - Periodic interrupt timers
 - 16-bit low-power timer
 - Carrier modulator transmitter
 - Real-time clock

- Communication interfaces
 - Ethernet controller with MII and RMI interface to external PHY and hardware IEEE 1588 capability
 - USB high-/full-/low-speed On-the-Go controller with ULPI interface
 - USB full-/low-speed On-the-Go controller with on-chip transceiver
 - USB Device Charger detect (USBDCD)
 - Two Controller Area Network (CAN) modules
 - Three SPI modules
 - Two I2C modules
 - Six UART modules
 - Secure Digital Host Controller (SDHC)
 - Two I2S modules

Table of Contents

| | | | | | |
|-------|--|----|--------|--|----|
| 1 | Ordering parts..... | 5 | 6.2 | System modules..... | 29 |
| 1.1 | Determining valid orderable parts..... | 5 | 6.3 | Clock modules..... | 29 |
| 2 | Part identification..... | 5 | 6.3.1 | MCG specifications..... | 29 |
| 2.1 | Description..... | 5 | 6.3.2 | Oscillator electrical specifications..... | 32 |
| 2.2 | Format..... | 5 | 6.3.3 | 32 kHz oscillator electrical characteristics..... | 34 |
| 2.3 | Fields..... | 5 | 6.4 | Memories and memory interfaces..... | 34 |
| 2.4 | Example..... | 6 | 6.4.1 | Flash (FTFE) electrical specifications..... | 34 |
| 3 | Terminology and guidelines..... | 6 | 6.4.2 | EzPort switching specifications..... | 39 |
| 3.1 | Definitions..... | 6 | 6.4.3 | NAND flash controller specifications..... | 40 |
| 3.2 | Examples..... | 6 | 6.4.4 | DDR controller specifications..... | 43 |
| 3.3 | Typical-value conditions..... | 7 | 6.4.5 | Flexbus switching specifications..... | 46 |
| 3.4 | Relationship between ratings and operating requirements..... | 7 | 6.5 | Security and integrity modules..... | 48 |
| 3.5 | Guidelines for ratings and operating requirements..... | 8 | 6.5.1 | DryIce Tamper Electrical Specifications..... | 48 |
| 4 | Ratings..... | 8 | 6.6 | Analog..... | 49 |
| 4.1 | Thermal handling ratings..... | 8 | 6.6.1 | ADC electrical specifications..... | 49 |
| 4.2 | Moisture handling ratings..... | 9 | 6.6.2 | CMP and 6-bit DAC electrical specifications..... | 56 |
| 4.3 | ESD handling ratings..... | 9 | 6.6.3 | 12-bit DAC electrical characteristics..... | 58 |
| 4.4 | Voltage and current operating ratings..... | 9 | 6.6.4 | Voltage reference electrical specifications..... | 61 |
| 5 | General..... | 10 | 6.7 | Timers..... | 62 |
| 5.1 | AC electrical characteristics..... | 10 | 6.8 | Communication interfaces..... | 62 |
| 5.2 | Nonswitching electrical specifications..... | 10 | 6.8.1 | Ethernet switching specifications..... | 62 |
| 5.2.1 | Voltage and current operating requirements..... | 10 | 6.8.2 | USB electrical specifications..... | 65 |
| 5.2.2 | LVD and POR operating requirements..... | 12 | 6.8.3 | USB DCD electrical specifications..... | 65 |
| 5.2.3 | Voltage and current operating behaviors..... | 13 | 6.8.4 | USB VREG electrical specifications..... | 66 |
| 5.2.4 | Power mode transition operating behaviors..... | 16 | 6.8.5 | ULPI timing specifications..... | 66 |
| 5.2.5 | Power consumption operating behaviors..... | 17 | 6.8.6 | CAN switching specifications..... | 67 |
| 5.2.6 | EMC radiated emissions operating behaviors..... | 20 | 6.8.7 | DSPI switching specifications (limited voltage range)..... | 67 |
| 5.2.7 | Designing with radiated emissions in mind..... | 21 | 6.8.8 | DSPI switching specifications (full voltage range)..... | 69 |
| 5.2.8 | Capacitance attributes..... | 21 | 6.8.9 | Inter-Integrated Circuit Interface (I2C) timing..... | 71 |
| 5.3 | Switching specifications..... | 21 | 6.8.10 | UART switching specifications..... | 72 |
| 5.3.1 | Device clock specifications..... | 21 | 6.8.11 | SDHC specifications..... | 72 |
| 5.3.2 | General switching specifications..... | 22 | 6.8.12 | I2S/SAI switching specifications..... | 73 |
| 5.4 | Thermal specifications..... | 24 | 6.9 | Human-machine interfaces (HMI)..... | 80 |
| 5.4.1 | Thermal operating requirements..... | 24 | 6.9.1 | TSI electrical specifications..... | 80 |
| 5.4.2 | Thermal attributes..... | 24 | 6.9.2 | LCDC electrical specifications..... | 81 |
| 5.5 | Power sequencing..... | 25 | 7 | Dimensions..... | 84 |
| 6 | Peripheral operating requirements and behaviors..... | 25 | 7.1 | Obtaining package dimensions..... | 84 |
| 6.1 | Core modules..... | 25 | 8 | Pinout..... | 84 |
| 6.1.1 | Debug trace timing specifications..... | 25 | 8.1 | Pins with active pull control after reset..... | 84 |
| 6.1.2 | JTAG electricals..... | 26 | | | |

| | | | |
|--|----|-------------------------|----|
| 8.2 K70 Signal Multiplexing and Pin Assignments..... | 84 | 9 Revision History..... | 95 |
| 8.3 K70 Pinouts..... | 94 | | |

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers: PK70 and MK70

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
|-------|---------------------------|--|
| Q | Qualification status | <ul style="list-style-type: none"> M = Fully qualified, general market flow P = Prequalification |
| K## | Kinetis family | <ul style="list-style-type: none"> K70 |
| A | Key attribute | <ul style="list-style-type: none"> F = Cortex-M4 w/ DSP and FPU |
| M | Flash memory type | <ul style="list-style-type: none"> N = Program flash only X = Program flash and FlexMemory |
| FFF | Program flash memory size | <ul style="list-style-type: none"> 512 = 512 KB 1M0 = 1 MB |

Table continues on the next page...

Terminology and guidelines

| Field | Description | Values |
|-------|-----------------------------|---|
| T | Temperature range (°C) | <ul style="list-style-type: none">• V = -40 to 105• C = -40 to 85 |
| PP | Package identifier | <ul style="list-style-type: none">• MJ = 256 MAPBGA (17 mm x 17 mm) |
| CC | Maximum CPU frequency (MHz) | <ul style="list-style-type: none">• 12 = 120 MHz |
| N | Packaging type | <ul style="list-style-type: none">• R = Tape and reel• (Blank) = Trays |

2.4 Example

This is an example part number:

MK70FN1M0VMJ12

3 Terminology and guidelines

3.1 Definitions

Key terms are defined in the following table:

| Term | Definition |
|-----------------------|---|
| Rating | <p>A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:</p> <ul style="list-style-type: none">• <i>Operating ratings</i> apply during operation of the chip.• <i>Handling ratings</i> apply when the chip is not powered. <p>NOTE: The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.</p> |
| Operating requirement | <p>A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip</p> |
| Operating behavior | <p>A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions</p> |
| Typical value | <p>A specified value for a technical characteristic that:</p> <ul style="list-style-type: none">• Lies within the range of values specified by the operating behavior• Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions <p>NOTE: Typical values are provided as design guidelines and are neither tested nor guaranteed.</p> |

3.2 Examples

Operating rating:

| Symbol | Description | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V _{DD} | 1.0 V core supply voltage | -0.3 | 1.2 | V |

Operating requirement:

| Symbol | Description | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V _{DD} | 1.0 V core supply voltage | 0.9 | 1.1 | V |

Operating behavior that includes a typical value:



| Symbol | Description | Min. | Typ. | Max. | Unit |
|-----------------|--|------|------|------|------|
| I _{WP} | Digital I/O weak pullup/pulldown current | 10 | 70 | 130 | μA |

3.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol | Description | Value | Unit |
|-----------------|---------------------|-------|------|
| T _A | Ambient temperature | 25 | °C |
| V _{DD} | Supply voltage | 3.3 | V |

3.4 Relationship between ratings and operating requirements



3.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip’s ratings.
- During normal operation, don’t exceed any of the chip’s operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

4 Ratings

4.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T _{STG} | Storage temperature | -55 | 150 | °C | 1 |
| T _{SDR} | Solder temperature, lead-free | — | 260 | °C | 2 |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
 2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL | Moisture sensitivity level | — | 3 | — | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V _{HBM} | Electrostatic discharge voltage, human body model | -2000 | +2000 | V | 1 |
| V _{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I _{LAT} | Latch-up current at ambient temperature of 105°C | -100 | +100 | mA | 3 |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

4.4 Voltage and current operating ratings

| Symbol | Description | Min. | Max. | Unit |
|----------------------|---|-----------------------|---------------------------|------|
| V _{DD} | Digital supply voltage ¹ | -0.3 | 3.8 | V |
| V _{DD_INT} | Core supply voltage | -0.3 | 3.8 | V |
| V _{DD_DDR} | DDR I/O supply voltage | -0.3 | 3.8 | V |
| I _{DD} | Digital supply current | — | 300 | mA |
| I _{DD_INT} | Core supply current | — | 185 | mA |
| I _{DD_DDR} | DDR supply current | — | 220 | mA |
| V _{DIO} | Digital input voltage (except RESET, EXTAL0/XTAL0, and EXTAL1/XTAL1) ² | -0.3 | 5.5 | V |
| V _{DDDR} | DDR input voltage | -0.3 | V _{DD_DDR} + 0.3 | V |
| V _{AIO} | Analog ³ , RESET, EXTAL0/XTAL0, and EXTAL1/XTAL1 input voltage | -0.3 | V _{DD} + 0.3 | V |
| I _D | Maximum current single pin limit (applies to all digital pins) | -25 | 25 | mA |
| V _{DDA} | Analog supply voltage | V _{DD} - 0.3 | V _{DD} + 0.3 | V |
| V _{USB0_DP} | USB0_DP input voltage | -0.3 | 3.63 | V |
| V _{USB1_DP} | USB1_DP input voltage | -0.3 | 3.63 | V |

Table continues on the next page...

General

| Symbol | Description | Min. | Max. | Unit |
|----------------------|----------------------------|------|------|------|
| V _{USB0_DM} | USB0_DM input voltage | -0.3 | 3.63 | V |
| V _{USB1_DM} | USB1_DM input voltage | -0.3 | 3.63 | V |
| V _{REGIN} | USB regulator input | -0.3 | 6.0 | V |
| V _{BAT} | RTC battery supply voltage | -0.3 | 3.8 | V |

1. It applies for all port pins except Tamper pins.
2. It covers digital pins except Tamper pins and DDR pins.
3. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

All digital I/O switching characteristics assume:

1. output pins
 - have $C_L=30\text{pF}$ loads,
 - are configured for fast slew rate ($\text{PORTx_PCRn[SRE]}=0$), and
 - are configured for high drive strength ($\text{PORTx_PCRn[DSE]}=1$)
2. input pins
 - have their passive filter disabled ($\text{PORTx_PCRn[PFE]}=0$)

5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------------------|---|---|---|-------------|-------|
| V_{DD} | Supply voltage | max [V_{DD_DDR} , 1.71 V] | 3.6 | V | |
| V_{DD_INT} | Core supply voltage | 1.71 | V_{DD} | V | |
| V_{DD_DDR} | DDR voltage — memory I/O buffers <ul style="list-style-type: none"> • DDR1 • DDR2/LPDDR1 | 2.3 1.71 | 2.7 1.9 | V V | |
| V_{REF_DDR} | Input reference voltage (DDR1/DDR2/LPDDR1) | $0.49 \times V_{DD_DDR}$ | V_{DD_DDR} | V | 1 |
| V_{DDA} | Analog supply voltage | 1.71 | 3.6 | V | |
| $V_{DD} - V_{DDA}$ | V_{DD} -to- V_{DDA} differential voltage | -0.1 | 0.1 | V | |
| $V_{SS} - V_{SSA}$ | V_{SS} -to- V_{SSA} differential voltage | -0.1 | 0.1 | V | |
| V_{BAT} | RTC battery supply voltage | 1.71 | 3.6 | V | |
| V_{IH} | Input high voltage (digital pins except Tamper pins and DDR pins) <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ • $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ | $0.7 \times V_{DD}$ $0.75 \times V_{DD}$ | — — | V V | |
| V_{IL} | Input low voltage (digital pins except Tamper pins and DDR pins) <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ • $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ | — — | $0.35 \times V_{DD}$ $0.3 \times V_{DD}$ | V V | |
| V_{IH_DDR} | Input high voltage (DDR pins) <ul style="list-style-type: none"> • DDR1 • DDR2 • LPDDR1 | $V_{REF_DDR} + 0.15$ $V_{REF_DDR} + 0.125$ $0.7 \times V_{DD_DDR}$ | — — — | V V V | |
| V_{IL_DDR} | Input low voltage (DDR pins) <ul style="list-style-type: none"> • DDR1 • DDR2 • LPDDR1 | — — — | $V_{REF_DDR} - 0.15$ $V_{REF_DDR} - 0.125$ $0.3 \times V_{DD_DDR}$ | V V V | |
| V_{HYS} | Input hysteresis (digital pins except Tamper pins and DDR pins) | $0.06 \times V_{DD}$ | — | V | |
| I_{ICDIO} | Digital pin (except Tamper pins) negative DC injection current — single pin <ul style="list-style-type: none"> • $V_{IN} < V_{SS}-0.3\text{V}$ | -5 | — | mA | 2 |
| I_{ICAIO} | Analog ³ , EXTAL0/XTAL0, and EXTAL1/XTAL1 pin DC injection current — single pin <ul style="list-style-type: none"> • $V_{IN} < V_{SS}-0.3\text{V}$ (Negative current injection) • $V_{IN} > V_{DD}+0.3\text{V}$ (Positive current injection) | -5 — | — +5 | mA | 4 |

Table continues on the next page...

Table 1. Voltage and current operating requirements (continued)

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------------|--|-----------------|----------|------|-------|
| I_{Ccont} | Contiguous pin DC injection current — regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> Negative current injection Positive current injection | -25 — | — +25 | mA | |
| V_{ODPU} | Open drain pullup voltage level | V_{DD} | V_{DD} | V | 5 |
| V_{RAM} | V_{DD} (V_{DD_INT}) voltage required to retain RAM | 1.2 | — | V | |
| V_{RFVBAT} | V_{BAT} voltage required to retain the VBAT register file | V_{POR_VBAT} | — | V | |

- For DDR1/DDR2, connect V_{REF_DDR} to the same reference voltage used for the memory. For LPDDR1, connect V_{REF_DDR} to the V_{DD_DDR} voltage.
- All 5 V tolerant digital I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD} . If V_{IN} is less than V_{DIO_MIN} , a current limiting resistor is required. If V_{IN} greater than V_{DIO_MIN} ($=V_{SS}-0.3V$) is observed, then there is no need to provide current limiting resistors at the pads. The negative DC injection current limiting resistor is calculated as $R=(V_{DIO_MIN}-V_{IN})/|I_{ICDIO}|$.
- Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- All analog pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is less than V_{AIO_MIN} or greater than V_{AIO_MAX} , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $R=(V_{AIO_MIN}-V_{IN})/|I_{ICAIO}|$. The positive injection current limiting resistor is calculated as $R=(V_{IN}-V_{AIO_MAX})/|I_{ICAIO}|$. Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
- Open drain outputs must be pulled to VDD.

5.2.2 LVD and POR operating requirements

Table 2. LVD and POR operating requirements

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------|--|------|------|------|------|-------|
| V_{POR} | Falling VDD POR detect voltage | 0.8 | 1.1 | 1.5 | V | |
| V_{LVDH} | Falling low-voltage detect threshold — high range (LVDV=01) | 2.48 | 2.56 | 2.64 | V | |
| V_{LW1H} | Low-voltage warning thresholds — high range <ul style="list-style-type: none"> Level 1 falling (LVWV=00) Level 2 falling (LVWV=01) Level 3 falling (LVWV=10) Level 4 falling (LVWV=11) | 2.62 | 2.70 | 2.78 | V | 1 |
| V_{LW2H} | | 2.72 | 2.80 | 2.88 | V | |
| V_{LW3H} | | 2.82 | 2.90 | 2.98 | V | |
| V_{LW4H} | | 2.92 | 3.00 | 3.08 | V | |
| V_{HYSH} | Low-voltage inhibit reset/recover hysteresis — high range | — | ±80 | — | mV | |
| V_{LVDL} | Falling low-voltage detect threshold — low range (LVDV=00) | 1.54 | 1.60 | 1.66 | V | |
| V_{LW1L} | Low-voltage warning thresholds — low range <ul style="list-style-type: none"> Level 1 falling (LVWV=00) | 1.74 | 1.80 | 1.86 | V | 1 |
| V_{LW2L} | | 1.84 | 1.90 | 1.96 | V | |

Table continues on the next page...

Table 2. LVD and POR operating requirements (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------------------|--|------|------|------|------|-------|
| V _{LVW3L} | • Level 2 falling (LVWV=01) | 1.94 | 2.00 | 2.06 | V | |
| V _{LVW4L} | • Level 3 falling (LVWV=10) • Level 4 falling (LVWV=11) | 2.04 | 2.10 | 2.16 | V | |
| V _{HYSL} | Low-voltage inhibit reset/recover hysteresis — low range | — | ±60 | — | mV | |
| V _{BG} | Bandgap voltage reference | 0.97 | 1.00 | 1.03 | V | |
| t _{LPO} | Internal low power oscillator period factory trimmed | 900 | 1000 | 1100 | µs | |

1. Rising thresholds are falling threshold + hysteresis voltage

Table 3. VBAT power operating requirements

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| V _{POR_VBAT} | Falling VBAT supply POR detect voltage | 0.8 | 1.1 | 1.5 | V | |

5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|--|--|----------------------------|------|------|-------|
| V _{OH} | Output high voltage — high drive strength | • 2.7 V ≤ V _{DD} ≤ 3.6 V, I _{OH} = -9mA | V _{DD} - 0.5 | — | — | V |
| | | • 1.71 V ≤ V _{DD} ≤ 2.7 V, I _{OH} = -3mA | V _{DD} - 0.5 | — | — | V |
| | Output high voltage — low drive strength | • 2.7 V ≤ V _{DD} ≤ 3.6 V, I _{OH} = -2mA | V _{DD} - 0.5 | — | — | V |
| | | • 1.71 V ≤ V _{DD} ≤ 2.7 V, I _{OH} = -0.6mA | V _{DD} - 0.5 | — | — | V |
| I _{OHT} | Output high current total for all ports | — | — | 100 | mA | |
| I _{OHT_i660} | Output high current total for fast digital ports | — | — | 100 | mA | |
| V _{OH_DDR} | Output high voltage for DDR pins | • DDR1 (I _{OH} = -16.2 mA) | V _{DD_DDR} - 0.36 | — | — | V |
| | | • DDR2 half strength (I _{OH} = -5.36 mA) | V _{DD_DDR} - 0.28 | — | — | V |
| | | • DDR2 full strength (I _{OH} = -13.4 mA) | — | — | — | V |
| | | • LPDDR1 half strength (I _{OH} = -0.1 mA) | V _{DD_DDR} - 0.28 | — | — | V |
| | | • LPDDR1 full strength (I _{OH} = -0.1 mA) | 0.9 x V _{DD_DDR} | — | — | V |
| | | | 0.9 x V _{DD_DDR} | — | — | V |

Table continues on the next page...

Table 4. Voltage and current operating behaviors (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|---|---|-----------------|------|--------------------------|------|-------|
| I_{OHT_DDR} | Output high current total for DDR pins | — | — | 100 | mA | |
| | • DDR1 | — | — | 56 | mA | |
| | • DDR2 | — | — | 39 | mA | |
| | • LPDDR1 | — | — | — | — | |
| V_{OH_Tamper} | Output high voltage — high drive strength | $V_{BAT} - 0.5$ | — | — | V | |
| | • $2.7\text{ V} \leq V_{BAT} \leq 3.6\text{ V}$, $I_{OH} = -10\text{mA}$ | $V_{BAT} - 0.5$ | — | — | V | |
| | • $1.71\text{ V} \leq V_{BAT} \leq 2.7\text{ V}$, $I_{OH} = -3\text{mA}$ | — | — | — | — | |
| | Output high voltage — low drive strength | $V_{BAT} - 0.5$ | — | — | V | |
| • $2.7\text{ V} \leq V_{BAT} \leq 3.6\text{ V}$, $I_{OH} = -2\text{mA}$ | $V_{BAT} - 0.5$ | — | — | V | | |
| • $1.71\text{ V} \leq V_{BAT} \leq 2.7\text{ V}$, $I_{OH} = -0.6\text{mA}$ | — | — | — | — | | |
| I_{OH_Tamper} | Output high current total for Tamper pins | — | — | 100 | mA | |
| V_{OL} | Output low voltage — high drive strength | — | — | — | — | |
| | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $I_{OL} = 10\text{ mA}$ | — | — | 0.5 | V | |
| | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, $I_{OL} = 5\text{ mA}$ | — | — | 0.5 | V | |
| | Output low voltage — low drive strength | — | — | — | — | |
| • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $I_{OL} = 2\text{ mA}$ | — | — | 0.5 | V | | |
| • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, $I_{OL} = 1\text{ mA}$ | — | — | 0.5 | V | | |
| I_{OLT} | Output low current total for all ports | — | — | 100 | mA | |
| I_{OLT_io60} | Output low current total for fast digital ports | — | — | 100 | mA | |
| V_{OL_DDR} | Output low voltage for DDR pins | — | — | 0.37 | V | |
| | • DDR1 ($I_{OL} = 16.2\text{ mA}$) | — | — | 0.28 | V | |
| | • DDR2 half strength ($I_{OL} = 5.36\text{ mA}$) | — | — | 0.28 | V | |
| | • DDR2 full strength ($I_{OL} = 13.4\text{ mA}$) | — | — | 0.1 x | V | |
| | • LPDDR1 half strength ($I_{OL} = 0.1\text{ mA}$) | — | — | V_{DD_DDR} | V | |
| | • LPDDR1 full strength ($I_{OL} = 0.1\text{ mA}$) | — | — | $0.1 \times V_{DD_DDR}$ | V | |
| I_{OLT_DDR} | Output low current total for DDR pins | — | — | 100 | mA | |
| | • DDR1 | — | — | 56 | mA | |
| | • DDR2 | — | — | 39 | mA | |
| | • LPDDR1 | — | — | — | — | |
| V_{OL_Tamper} | Output low voltage — high drive strength | — | — | 0.5 | V | |
| | • $2.7\text{ V} \leq V_{BAT} \leq 3.6\text{ V}$, $I_{OL} = 10\text{mA}$ | — | — | 0.5 | V | |
| | • $1.71\text{ V} \leq V_{BAT} \leq 2.7\text{ V}$, $I_{OL} = 3\text{mA}$ | — | — | — | — | |
| | Output low voltage — low drive strength | — | — | 0.5 | V | |
| • $2.7\text{ V} \leq V_{BAT} \leq 3.6\text{ V}$, $I_{OL} = 2\text{mA}$ | — | — | 0.5 | V | | |
| • $1.71\text{ V} \leq V_{BAT} \leq 2.7\text{ V}$, $I_{OL} = 0.6\text{mA}$ | — | — | — | — | | |

Table continues on the next page...

Table 4. Voltage and current operating behaviors (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------------|--|------|-------|-------|------------|---------|
| I_{OL_Tamper} | Output low current total for Tamper pins | — | — | 100 | mA | |
| I_{INA} | Input leakage current, analog pins and digital pins configured as analog inputs <ul style="list-style-type: none"> $V_{SS} \leq V_{IN} \leq V_{DD}$ <ul style="list-style-type: none"> All pins except EXTAL32, XTAL32, EXTAL, XTAL EXTAL (PTA18) and XTAL (PTA19) EXTAL32, XTAL32 | — | 0.002 | 0.5 | μA | 1, 2 |
| | | — | 0.004 | 1.5 | μA | |
| | | — | 0.075 | 10 | μA | |
| I_{IND} | Input leakage current, digital pins <ul style="list-style-type: none"> $V_{SS} \leq V_{IN} \leq V_{IL}$ <ul style="list-style-type: none"> All digital pins $V_{IN} = V_{DD}$ <ul style="list-style-type: none"> All digital pins except PTD7 PTD7 | — | 0.002 | 0.5 | μA | 2, 3 |
| | | — | 0.002 | 0.5 | μA | |
| | | — | 0.004 | 1 | μA | |
| I_{IND} | Input leakage current, digital pins <ul style="list-style-type: none"> $V_{IL} < V_{IN} < V_{DD}$ <ul style="list-style-type: none"> $V_{DD} = 3.6 V$ $V_{DD} = 3.0 V$ $V_{DD} = 2.5 V$ $V_{DD} = 1.7 V$ | — | 18 | 26 | μA | 2, 3, 4 |
| | | — | 12 | 19 | μA | |
| | | — | 8 | 13 | μA | |
| | | — | 3 | 6 | μA | |
| I_{IND} | Input leakage current, digital pins <ul style="list-style-type: none"> $V_{DD} < V_{IN} < 5.5 V$ | — | 1 | 50 | μA | 2, 3 |
| Z_{IND} | Input impedance examples, digital pins <ul style="list-style-type: none"> $V_{DD} = 3.6 V$ $V_{DD} = 3.0 V$ $V_{DD} = 2.5 V$ $V_{DD} = 1.7 V$ | — | — | 48 | k Ω | 2, 5 |
| | | — | — | 55 | k Ω | |
| | | — | — | 57 | k Ω | |
| | | — | — | 85 | k Ω | |
| I_{IN_DDR} | Input leakage current (per DDR pin) for full temperature range | — | — | 1 | μA | |
| I_{IN_DDR} | Input leakage current (per DDR pin) at 25°C | — | — | 0.025 | μA | |
| I_{IN_Tamper} | Input leakage current (per Tamper pin) for full temperature range | — | — | 1 | μA | |
| I_{IN_Tamper} | Input leakage current (per Tamper pin) at 25°C | — | — | 0.025 | μA | |
| R_{PU} | Internal pullup resistors (except Tamper pins) | 20 | — | 50 | k Ω | 6 |
| R_{PD} | Internal pulldown resistors (except Tamper pins) | 20 | — | 50 | k Ω | 7 |
| R_{ODT} | On-die termination (ODT) resistance for DDR2 <ul style="list-style-type: none"> $R_{tt1(eff)} - 75 \Omega$ $R_{tt2(eff)} - 150 \Omega$ | 60 | — | 90 | Ω | |
| | | 120 | — | 180 | Ω | |

General

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
2. Digital pins have an associated GPIO port function and have 5V tolerant inputs, except EXTAL and XTAL.
3. Internal pull-up/pull-down resistors disabled.
4. Characterized, not tested in production.
5. Examples calculated using V_{IL} relation, V_{DD} , and max I_{IND} : $Z_{IND}=V_{IL}/I_{IND}$. This is the impedance needed to pull a high signal to a level below V_{IL} due to leakage when $V_{IL} < V_{IN} < V_{DD}$. These examples assume signal source low = 0 V. See [Figure 2](#).
6. Measured at V_{DD} supply voltage = V_{DD} min and $V_{input} = V_{SS}$
7. Measured at V_{DD} supply voltage = V_{DD} min and $V_{input} = V_{DD}$




Figure 2. 5 V Tolerant Input I_{IND} Parameter

5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and $V_{LLSx} \rightarrow RUN$ recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI

Table 5. Power mode transition operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
|-----------|---|------|------|---------|-------|
| t_{POR} | After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. <ul style="list-style-type: none"> • V_{DD} slew rate ≥ 5.7 kV/s • V_{DD} slew rate < 5.7 kV/s | — | 300 | μ s | 1 |
| | • $V_{LLS1} \rightarrow RUN$ | — | 160 | μ s | |
| | • $V_{LLS2} \rightarrow RUN$ | — | 114 | μ s | |

Table continues on the next page...

Table 5. Power mode transition operating behaviors (continued)

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|---------------|------|------|------|-------|
| | • VLLS3 → RUN | — | 114 | μs | |
| | • LLS → RUN | — | 5.0 | μs | |
| | • VLPS → RUN | — | 5 | μs | |
| | • STOP → RUN | — | 4.8 | μs | |

1. Normal boot (FTFE_FOPT[LPBOOT]=1)

5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------------|---|------|-------|----------|------|-------|
| I _{DDA} | Analog supply current | — | — | See note | mA | 1 |
| I _{DD_RUN} | Run mode current — all peripheral clocks disabled, code executing from flash | | | | | 2 |
| | • @ 1.8V | — | 49.28 | 73.85 | mA | |
| | • @ 3.0V | — | 49.08 | 73.93 | mA | |
| I _{DD_RUN} | Run mode current — all peripheral clocks enabled, code executing from flash | | | | | 3 |
| | • @ 1.8V | — | 74.43 | 99.97 | mA | |
| | • @ 3.0V | — | 74.28 | 100.41 | mA | |
| I _{DD_WAIT} | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled | — | 34.67 | 58.5 | mA | 2 |
| I _{DD_WAIT} | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled | — | 18.03 | 41.91 | mA | 4 |
| I _{DD_STOP} | Stop mode current at 3.0 V | | | | | |
| | • @ -40 to 25°C | — | 1.25 | 1.62 | mA | |
| | • @ 70°C | — | 2.93 | 4.39 | mA | |
| | • @ 105°C | — | 7.08 | 10.74 | mA | |
| I _{DD_VLPR} | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled | — | 1.03 | 4.48 | mA | 5 |
| I _{DD_VLPR} | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled | — | 1.58 | 4.96 | mA | 5 |
| I _{DD_VLPW} | Very-low-power wait mode current at 3.0 V | — | 0.64 | 4.29 | mA | 5 |
| I _{DD_VLPS} | Very-low-power stop mode current at 3.0 V | | | | | |
| | • @ -40 to 25°C | — | 0.22 | 0.38 | mA | |
| | | — | 0.78 | 1.33 | mA | |

Table continues on the next page...

Table 6. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|---|------|-------|--------|------|-------|
| | <ul style="list-style-type: none"> @ 70°C @ 105°C | — | 2.18 | 3.56 | mA | |
| I _{DD_LLS} | Low leakage stop mode current at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C | — | 0.22 | 0.37 | mA | |
| | | — | 0.78 | 1.33 | mA | |
| | | — | 2.16 | 3.52 | mA | |
| I _{DD_VLLS3} | Very low-leakage stop mode 3 current at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C | — | 4.09 | 5.58 | μA | |
| | | — | 20.98 | 28.93 | μA | |
| | | — | 84.95 | 111.15 | μA | |
| I _{DD_VLLS2} | Very low-leakage stop mode 2 current at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C | — | 2.68 | 4.22 | μA | |
| | | — | 8.8 | 10.74 | μA | |
| | | — | 37.28 | 43.61 | μA | |
| I _{DD_VLLS1} | Very low-leakage stop mode 1 current at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C | — | 2.46 | 4.02 | μA | |
| | | — | 7.04 | 8.99 | μA | |
| | | — | 30.68 | 37.04 | μA | |
| I _{DD_VBAT} | Average current when CPU is not accessing RTC registers at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C | — | 0.89 | 1.10 | μA | 6 |
| | | — | 1.28 | 1.85 | μA | |
| | | — | 3.10 | 4.30 | μA | |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 120 MHz core and system clock, 60 MHz bus, 30 MHz FlexBus clock, and 20 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
3. 120 MHz core and system clock, 60 MHz bus, 30 MHz FlexBus clock, and 20 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled, but peripherals are not in active operation.
4. 25 MHz core and system clock, 25 MHz bus clock, and 12.5 MHz FlexBus and flash clock. MCG configured for FEI mode.
5. 4 MHz core, system, 2 MHz FlexBus, and 2 MHz bus clock and 0.5 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
6. Includes 32kHz oscillator current and RTC operation.

5.2.5.1 Diagram: Typical I_{DD_RUN} operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies. MCG in PEE mode at greater than 100 MHz frequencies.

- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFE




Figure 3. Run mode supply current vs. core frequency




Figure 4. VLPR mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors for 256MAPBGA

| Symbol | Description | Frequency band (MHz) | Typ. | Unit | Notes |
|------------------|------------------------------------|----------------------|------|------|---------|
| V _{RE1} | Radiated emissions voltage, band 1 | 0.15–50 | 21 | dBμV | 1, 2, 3 |
| V _{RE2} | Radiated emissions voltage, band 2 | 50–150 | 24 | dBμV | |
| V _{RE3} | Radiated emissions voltage, band 3 | 150–500 | 29 | dBμV | |
| V _{RE4} | Radiated emissions voltage, band 4 | 500–1000 | 28 | dBμV | |

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2. V_{DD} = 3.3 V, T_A = 25 °C, f_{OSC} = 12 MHz (crystal), f_{SYS} = 72 MHz, f_{BUS} = 72 MHz
3. Determined according to IEC Standard JESD78, *IC Latch-Up Test*

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to www.nxp.com.
2. Perform a keyword search for “EMC design.”

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

| Symbol | Description | Min. | Max. | Unit |
|-------------------|--------------------------------------|------|------|------|
| C_{IN_A} | Input capacitance: analog pins | — | 7 | pF |
| C_{IN_D} | Input capacitance: digital pins | — | 7 | pF |
| $C_{IN_D_io60}$ | Input capacitance: fast digital pins | — | 9 | pF |

5.3 Switching specifications

5.3.1 Device clock specifications

Table 9. Device clock specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------------|--|------|------|------|-------|
| Normal run mode | | | | | |
| f_{SYS} | System and core clock | — | 120 | MHz | |
| f_{SYS_USBFS} | System and core clock when Full Speed USB in operation | 20 | — | MHz | |
| f_{SYS_USBHS} | System and core clock when High Speed USB in operation | 60 | — | MHz | |
| f_{ENET} | System and core clock when ethernet in operation <ul style="list-style-type: none"> • 10 Mbps • 100 Mbps | 5 | — | MHz | |
| | | 50 | — | | |
| f_{BUS} | Bus clock | — | 60 | MHz | |
| FB_CLK | FlexBus clock | — | 50 | MHz | |
| f_{FLASH} | Flash clock | — | 25 | MHz | |
| f_{DDR} | DDR clock | — | 150 | MHz | |
| f_{LPTMR} | LPTMR clock | — | 25 | MHz | |
| VLPR mode ¹ | | | | | |

Table continues on the next page...

Table 9. Device clock specifications (continued)

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------------------|-----------------------|------|------|------|-------|
| f _{SYS} | System and core clock | — | 4 | MHz | |
| f _{BUS} | Bus clock | — | 4 | MHz | |
| FB_CLK | FlexBus clock | — | 4 | MHz | |
| f _{FLASH} | Flash clock | — | 0.5 | MHz | |
| f _{LPTMR} | LPTMR clock | — | 4 | MHz | |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

5.3.2 General switching specifications

These general purpose specifications apply to all pins configured for:

- GPIO signaling
- Other peripheral module signaling not explicitly stated elsewhere

Table 10. General switching specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|---|------|------|------------------|-------|
| | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path | 1.5 | — | Bus clock cycles | 1, 2 |
| | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path | 100 | — | ns | 3 |
| | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path | 16 | — | ns | 3 |
| | External reset pulse width (digital glitch filter disabled) | 100 | — | ns | 3 |
| | Mode select ($\overline{\text{EZP_CS}}$) hold time after reset deassertion | 2 | — | Bus clock cycles | |
| | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> • Slew disabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ • Slew enabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ | — | 14 | ns | 4 |
| | | — | 8 | ns | |
| | | — | 36 | ns | |
| | | — | 24 | ns | |
| | Port rise and fall time (low drive strength) <ul style="list-style-type: none"> • Slew disabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ • Slew enabled | — | 14 | ns | 5 |
| | | — | 8 | ns | |
| | | — | 36 | ns | |

Table continues on the next page...

Table 10. General switching specifications (continued)

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------|---|------|------|------|-------|
| | <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ | — | 24 | ns | |
| t_{i050} | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> • Slew disabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ • Slew enabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ | — | 7 | ns | 6 |
| | | — | 3 | ns | — |
| | | — | 28 | ns | — |
| | | — | 14 | ns | — |
| t_{i050} | Port rise and fall time (low drive strength) <ul style="list-style-type: none"> • Slew disabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ • Slew enabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ | — | 18 | ns | -1 |
| | | — | 9 | ns | — |
| | | — | 48 | ns | — |
| | | — | 24 | ns | — |
| t_{i060} | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> • Slew disabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ • Slew enabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ | — | 6 | ns | 6 |
| | | — | 3 | ns | — |
| | | — | 28 | ns | — |
| | | — | 14 | ns | — |
| t_{i060} | Port rise and fall time (low drive strength) <ul style="list-style-type: none"> • Slew disabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ • Slew enabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ | — | 18 | ns | -1 |
| | | — | 6 | ns | — |
| | | — | 48 | ns | — |
| | | — | 24 | ns | — |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater synchronous and asynchronous timing must be met.
3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
4. 75 pF load
5. 15 pF load
6. 25 pF load

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

| Symbol | Description | Min. | Max. | Unit |
|--------|----------------------------------|------|------|------|
| T_J | Die junction temperature | -40 | 125 | °C |
| T_A | Ambient temperature ¹ | -40 | 105 | °C |

1. Maximum T_A can be exceeded only if the user ensures that T_J does not exceed maximum T_J . The simplest method to determine T_J is:

$$T_J = T_A + R_{\theta JA} \times \text{chip power dissipation}$$

5.4.2 Thermal attributes

| Board type | Symbol | Description | 256 MAPBGA | Unit | Notes |
|-------------------|------------------|---|------------|------|--------|
| Single-layer (1s) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 43 | °C/W | 1, 2 |
| Four-layer (2s2p) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 28 | °C/W | 1,2, 3 |
| Single-layer (1s) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | 36 | °C/W | 1,3 |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | 25 | °C/W | 1,3 |
| — | $R_{\theta JB}$ | Thermal resistance, junction to board | 17 | °C/W | 4 |
| — | $R_{\theta JC}$ | Thermal resistance, junction to case | 8 | °C/W | 5 |
| — | Ψ_{JT} | Thermal characterization parameter, junction to package top outside center (natural convection) | 2 | °C/W | 6 |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions – Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions – Forced Convection (Moving Air)* with the board horizontal.
4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions – Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
6. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions – Natural Convection (Still Air)*.

5.5 Power sequencing

Voltage supplies must be sequenced in the proper order to avoid damaging internal diodes. There is no limit on how long after one supply powers up before the next supply must power up. Note that V_{DD} and V_{DD_INT} can use the same power source.

The power-up sequence is:

1. V_{DD}/V_{DDA}
2. V_{DD_INT}
3. V_{DD_DDR}

The power-down sequence is the reverse:

1. V_{DD_DDR}
2. V_{DD_INT}
3. V_{DD}/V_{DDA}

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

| Symbol | Description | Min. | Max. | Unit |
|-----------|-----------------|---------------------|------|------|
| T_{cyc} | Clock period | Frequency dependent | | MHz |
| T_{wl} | Low pulse width | 2 | — | ns |

Table continues on the next page...

Table 12. Debug trace operating behaviors (continued)

| Symbol | Description | Min. | Max. | Unit |
|----------|--------------------------|------|------|------|
| T_{wh} | High pulse width | 2 | — | ns |
| T_r | Clock and data rise time | — | 3 | ns |
| T_f | Clock and data fall time | — | 3 | ns |
| T_s | Data setup | 3 | — | ns |
| T_h | Data hold | 2 | — | ns |




Figure 5. TRACE_CLKOUT specifications




Figure 6. Trace data specifications

6.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | Operating voltage | 2.7 | 3.6 | V |
| J1 | TCLK frequency of operation <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug | 0 | 10 | MHz |
| J2 | TCLK cycle period | 1/J1 | — | ns |
| J3 | TCLK clock pulse width <ul style="list-style-type: none"> • Boundary Scan | 50 | — | ns |
| | | 20 | — | ns |

Table continues on the next page...

Table 13. JTAG limited voltage range electricals (continued)

| Symbol | Description | Min. | Max. | Unit |
|--------|---|------|------|------|
| | <ul style="list-style-type: none"> JTAG and CJTAG Serial Wire Debug | 10 | — | ns |
| J4 | TCLK rise and fall times | — | 3 | ns |
| J5 | Boundary scan input data setup time to TCLK rise | 20 | — | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 2.4 | — | ns |
| J7 | TCLK low to boundary scan output data valid | — | 25 | ns |
| J8 | TCLK low to boundary scan output high-Z | — | 25 | ns |
| J9 | TMS, TDI input data setup time to TCLK rise | 8 | — | ns |
| J10 | TMS, TDI input data hold time after TCLK rise | 1 | — | ns |
| J11 | TCLK low to TDO data valid | — | 17 | ns |
| J12 | TCLK low to TDO high-Z | — | 17 | ns |
| J13 | $\overline{\text{TRST}}$ assert time | 100 | — | ns |
| J14 | $\overline{\text{TRST}}$ setup time (negation) to TCLK high | 8 | — | ns |

Table 14. JTAG full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------------------|----------------|----------------|
| | Operating voltage | 1.71 | 3.6 | V |
| J1 | TCLK frequency of operation <ul style="list-style-type: none"> Boundary Scan JTAG and CJTAG Serial Wire Debug | 0 0 0 | 10 20 40 | MHz |
| J2 | TCLK cycle period | 1/J1 | — | ns |
| J3 | TCLK clock pulse width <ul style="list-style-type: none"> Boundary Scan JTAG and CJTAG Serial Wire Debug | 50 25 12.5 | — — — | ns ns ns |
| J4 | TCLK rise and fall times | — | 3 | ns |
| J5 | Boundary scan input data setup time to TCLK rise | 20 | — | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 2.4 | — | ns |
| J7 | TCLK low to boundary scan output data valid | — | 25 | ns |
| J8 | TCLK low to boundary scan output high-Z | — | 25 | ns |
| J9 | TMS, TDI input data setup time to TCLK rise | 8 | — | ns |
| J10 | TMS, TDI input data hold time after TCLK rise | 1.4 | — | ns |
| J11 | TCLK low to TDO data valid | — | 22.1 | ns |
| J12 | TCLK low to TDO high-Z | — | 22.1 | ns |
| J13 | $\overline{\text{TRST}}$ assert time | 100 | — | ns |
| J14 | $\overline{\text{TRST}}$ setup time (negation) to TCLK high | 8 | — | ns |




Figure 7. Test clock input timing




Figure 8. Boundary scan (JTAG) timing




Figure 9. Test Access Port timing




Figure 10. $\overline{\text{TRST}}$ timing

6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

6.3.1 MCG specifications

Table 15. MCG specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes | |
|--------------------------|--|--|-----------|-----------|-------------|-------|------|
| f_{ints_ft} | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C | — | 32.768 | — | kHz | | |
| f_{ints_t} | Internal reference frequency (slow clock) — user trimmed | 31.25 | — | 39.0625 | kHz | | |
| $\Delta f_{dco_res_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM | — | ± 0.3 | ± 0.6 | % f_{dco} | 1 | |
| $\Delta f_{dco_res_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only | — | ± 0.2 | ± 0.5 | % f_{dco} | 1 | |
| Δf_{dco_t} | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C | — | ± 4.5 | — | % f_{dco} | 1 | |
| f_{intf_ft} | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C | — | 4 | — | MHz | | |
| f_{intf_t} | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C | 3 | — | 5 | MHz | | |
| f_{loc_low} | Loss of external clock minimum frequency — RANGE = 00 | $(3/5) \times f_{ints_t}$ | — | — | kHz | | |
| f_{loc_high} | Loss of external clock minimum frequency — RANGE = 01, 10, or 11 | $(16/5) \times f_{ints_t}$ | — | — | kHz | | |
| FLL | | | | | | | |
| f_{fill_ref} | FLL reference frequency range | 31.25 | — | 39.0625 | kHz | | |
| f_{dco} | DCO output frequency range | Low range (DRS=00) $640 \times f_{fill_ref}$ | 20 | 20.97 | 25 | MHz | 2, 3 |
| | | Mid range (DRS=01) $1280 \times f_{fill_ref}$ | 40 | 41.94 | 50 | MHz | |
| | | Mid-high range (DRS=10) $1920 \times f_{fill_ref}$ | 60 | 62.91 | 75 | MHz | |
| | | High range (DRS=11) $2560 \times f_{fill_ref}$ | 80 | 83.89 | 100 | MHz | |
| $f_{dco_t_DMX32}$ | DCO output frequency | Low range (DRS=00) $732 \times f_{fill_ref}$ | — | 23.99 | — | MHz | 4, 5 |
| | | Mid range (DRS=01) $1464 \times f_{fill_ref}$ | — | 47.97 | — | MHz | |
| | | Mid-high range (DRS=10) $2197 \times f_{fill_ref}$ | — | 71.99 | — | MHz | |
| | | High range (DRS=11) $2929 \times f_{fill_ref}$ | — | 95.98 | — | MHz | |
| J_{cyc_fll} | FLL period jitter | — | 180 | — | ps | | |

Table continues on the next page...

Table 15. MCG specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|---------------------|--|------|------|---|------|-------|
| | <ul style="list-style-type: none"> $f_{VCO} = 48 \text{ MHz}$ $f_{VCO} = 98 \text{ MHz}$ | — | 150 | — | | |
| $t_{fill_acquire}$ | FLL target frequency acquisition time | — | — | 1 | ms | 6 |
| PLL0,1 | | | | | | |
| f_{pll_ref} | PLL reference frequency range | 8 | — | 16 | MHz | |
| f_{vcoclk_2x} | VCO output frequency | 180 | — | 360 | MHz | |
| f_{vcoclk} | PLL output frequency | 90 | — | 180 | MHz | |
| f_{vcoclk_90} | PLL quadrature output frequency | 90 | — | 180 | MHz | |
| I_{pll} | PLL0 operating current <ul style="list-style-type: none"> VCO @ 184 MHz ($f_{osc_hi_1} = 32 \text{ MHz}$, $f_{pll_ref} = 8 \text{ MHz}$, VDIV multiplier = 23) | — | 2.8 | — | mA | |
| I_{pll} | PLL0 operating current <ul style="list-style-type: none"> VCO @ 360 MHz ($f_{osc_hi_1} = 32 \text{ MHz}$, $f_{pll_ref} = 8 \text{ MHz}$, VDIV multiplier = 45) | — | 4.7 | — | mA | 7 |
| I_{pll} | PLL1 operating current <ul style="list-style-type: none"> VCO @ 184 MHz ($f_{osc_hi_1} = 32 \text{ MHz}$, $f_{pll_ref} = 8 \text{ MHz}$, VDIV multiplier = 23) | — | 2.3 | — | mA | 7 |
| I_{pll} | PLL1 operating current <ul style="list-style-type: none"> VCO @ 360 MHz ($f_{osc_hi_1} = 32 \text{ MHz}$, $f_{pll_ref} = 8 \text{ MHz}$, VDIV multiplier = 45) | — | 3.6 | — | mA | 7 |
| t_{pll_lock} | Lock detector detection time | — | — | $100 \times 10^{-6} + 1075(1/f_{pll_ref})$ | s | 8 |
| J_{cyc_pll} | PLL period jitter (RMS) <ul style="list-style-type: none"> $f_{vco} = 180 \text{ MHz}$ $f_{vco} = 360 \text{ MHz}$ | — | 100 | — | ps | 9 |
| J_{acc_pll} | PLL accumulated jitter over 1 μ s (RMS) <ul style="list-style-type: none"> $f_{vco} = 180 \text{ MHz}$ $f_{vco} = 360 \text{ MHz}$ | — | 600 | — | ps | 10 |
| | | — | 300 | — | ps | |

- This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco_t}) over voltage and temperature should be considered.
- These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Excludes any oscillator currents that are also consuming power while PLL is in operation.
- This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- Accumulated jitter depends on VCO frequency and VDIV.

6.3.2 Oscillator electrical specifications

6.3.2.1 Oscillator DC electrical specifications

Table 16. Oscillator DC electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-------------|--|------|------|------|------------|-------|
| V_{DD} | Supply voltage | 1.71 | — | 3.6 | V | |
| I_{DDOSC} | Supply current — low-power mode (HGO=0) | | | | | 1 |
| | • 32 kHz | — | 500 | — | nA | |
| | • 4 MHz | — | 200 | — | μ A | |
| | • 8 MHz (RANGE=01) | — | 300 | — | μ A | |
| | • 16 MHz | — | 950 | — | μ A | |
| | • 24 MHz | — | 1.2 | — | mA | |
| | • 32 MHz | — | 1.5 | — | mA | |
| I_{DDOSC} | Supply current — high-gain mode (HGO=1) | | | | | 1 |
| | • 32 kHz | — | 25 | — | μ A | |
| | • 4 MHz | — | 400 | — | μ A | |
| | • 8 MHz (RANGE=01) | — | 500 | — | μ A | |
| | • 16 MHz | — | 2.5 | — | mA | |
| | • 24 MHz | — | 3 | — | mA | |
| | • 32 MHz | — | 4 | — | mA | |
| C_x | EXTAL load capacitance | — | — | — | | 2, 3 |
| C_y | XTAL load capacitance | — | — | — | | 2, 3 |
| R_F | Feedback resistor — low-frequency, low-power mode (HGO=0) | — | — | — | M Ω | 2, 4 |
| | Feedback resistor — low-frequency, high-gain mode (HGO=1) | — | 10 | — | M Ω | |
| | Feedback resistor — high-frequency, low-power mode (HGO=0) | — | — | — | M Ω | |
| | Feedback resistor — high-frequency, high-gain mode (HGO=1) | — | 1 | — | M Ω | |
| R_S | Series resistor — low-frequency, low-power mode (HGO=0) | — | — | — | k Ω | |
| | Series resistor — low-frequency, high-gain mode (HGO=1) | — | 200 | — | k Ω | |
| | Series resistor — high-frequency, low-power mode (HGO=0) | — | — | — | k Ω | |
| | Series resistor — high-frequency, high-gain mode (HGO=1) | — | 0 | — | k Ω | |

Table continues on the next page...

Table 16. Oscillator DC electrical specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------|--|------|----------|------|------|-------|
| V_{pp}^5 | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0) | — | 0.6 | — | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1) | — | V_{DD} | — | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | — | 0.6 | — | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | — | V_{DD} | — | V | |

- $V_{DD}=3.3$ V, Temperature =25 °C
- See crystal or resonator manufacturer's recommendation
- C_x and C_y can be provided by using either integrated capacitors or external components.
- When low-power mode is selected, R_F is integrated and must not be attached externally.
- The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

6.3.2.2 Oscillator frequency specifications

Table 17. Oscillator frequency specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------------|---|------|------|------|------|-------|
| f_{osc_lo} | Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00) | 32 | — | 40 | kHz | |
| $f_{osc_hi_1}$ | Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01) | 3 | — | 8 | MHz | 1 |
| $f_{osc_hi_2}$ | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | 8 | — | 32 | MHz | |
| f_{ec_extal} | Input clock frequency (external clock mode) | — | — | 60 | MHz | 2, 3 |
| t_{dc_extal} | Input clock duty cycle (external clock mode) | 40 | 50 | 60 | % | |
| t_{cst} | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0) | — | 1000 | — | ms | 4, 5 |
| | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1) | — | 500 | — | ms | |
| | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0) | — | 0.6 | — | ms | |
| | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1) | — | 1 | — | ms | |

- Frequencies less than 8 MHz are not in the PLL range.
- Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.

Peripheral operating requirements and behaviors

- Proper PC board layout procedures must be followed to achieve specifications.
- Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

6.3.3 32 kHz oscillator electrical characteristics

6.3.3.1 32 kHz oscillator DC electrical specifications

Table 18. 32kHz oscillator DC electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit |
|-----------------------|---|------|------|------|------------|
| V_{BAT} | Supply voltage | 1.71 | — | 3.6 | V |
| R_F | Internal feedback resistor | — | 100 | — | M Ω |
| C_{para} | Parasitical capacitance of EXTAL32 and XTAL32 | — | 5 | 7 | pF |
| V_{pp} ¹ | Peak-to-peak amplitude of oscillation | — | 0.6 | — | V |

- When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

6.3.3.2 32 kHz oscillator frequency specifications

Table 19. 32 kHz oscillator frequency specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-------------------|---|------|--------|-----------|------|-------|
| f_{osc_lo} | Oscillator crystal | — | 32.768 | — | kHz | |
| t_{start} | Crystal start-up time | — | 1000 | — | ms | 1 |
| $V_{ec_extal32}$ | Externally provided input clock amplitude | 700 | — | V_{BAT} | mV | 2, 3 |

- Proper PC board layout procedures must be followed to achieve specifications.
- This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of V_{SS} to V_{BAT} .

6.4 Memories and memory interfaces

6.4.1 Flash (FTFE) electrical specifications

This section describes the electrical characteristics of the FTFE module.

6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 20. NVM program/erase timing specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------------------------|--|------|------|------|---------------|-------|
| $t_{hvp\text{gm}8}$ | Program Phrase high-voltage time | — | 7.5 | 18 | μs | |
| $t_{h\text{versscr}}$ | Erase Flash Sector high-voltage time | — | 13 | 113 | ms | 1 |
| $t_{h\text{versblk}128\text{k}}$ | Erase Flash Block high-voltage time for 128 KB | — | 104 | 1808 | ms | 1 |
| $t_{h\text{versblk}256\text{k}}$ | Erase Flash Block high-voltage time for 256 KB | — | 208 | 3616 | ms | 1 |

1. Maximum time based on expectations at cycling end-of-life.

6.4.1.2 Flash timing specifications — commands

Table 21. Flash command timing specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------------------------------|--|------|------|------|---------------|-------|
| $t_{rd1\text{blk}128\text{k}}$ | Read 1s Block execution time | | | | | |
| $t_{rd1\text{blk}256\text{k}}$ | <ul style="list-style-type: none"> 128 KB data flash 256 KB program flash 256 KB data flash | — | — | 0.5 | ms | |
| | | — | — | 1.0 | ms | |
| $t_{rd1\text{sec}4\text{k}}$ | Read 1s Section execution time (4 KB flash) | — | — | 100 | μs | 1 |
| $t_{pgm\text{chk}}$ | Program Check execution time | — | — | 80 | μs | 1 |
| $t_{rd\text{rsrc}}$ | Read Resource execution time | — | — | 40 | μs | 1 |
| t_{pgm8} | Program Phrase execution time | — | 70 | 150 | μs | |
| $t_{ers\text{blk}128\text{k}}$ | Erase Flash Block execution time | | | | | 2 |
| $t_{ers\text{blk}256\text{k}}$ | <ul style="list-style-type: none"> 128 KB data flash 256 KB program flash 256 KB data flash | — | 110 | 925 | ms | |
| | | — | 220 | 1850 | ms | |
| $t_{ers\text{scr}}$ | Erase Flash Sector execution time | — | 15 | 115 | ms | 2 |
| $t_{pgm\text{sec}4\text{k}}$ | Program Section execution time (4KB flash) | — | 20 | — | ms | |
| $t_{rd1\text{all}x}$ | Read 1s All Blocks execution time | | | | | |
| | <ul style="list-style-type: none"> FlexNVM devices | — | — | 3.4 | ms | |
| $t_{rd1\text{all}n}$ | <ul style="list-style-type: none"> Program flash only devices | — | — | 3.4 | ms | |
| $t_{rd\text{once}}$ | Read Once execution time | — | — | 30 | μs | 1 |
| $t_{pgm\text{once}}$ | Program Once execution time | — | 70 | — | μs | |
| $t_{ers\text{all}}$ | Erase All Blocks execution time | — | 650 | 5600 | ms | 2 |
| t_{vfykey} | Verify Backdoor Access Key execution time | — | — | 30 | μs | 1 |
| | Swap Control execution time | | | | | |

Table continues on the next page...

Table 21. Flash command timing specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------------------------|--|------|------|------|---------------|-------|
| t_{swapx01} | <ul style="list-style-type: none"> control code 0x01 | — | 200 | — | μs | |
| t_{swapx02} | <ul style="list-style-type: none"> control code 0x02 | — | 70 | 150 | μs | |
| t_{swapx04} | <ul style="list-style-type: none"> control code 0x04 | — | 70 | 150 | μs | |
| t_{swapx08} | <ul style="list-style-type: none"> control code 0x08 | — | — | 30 | μs | |
| $t_{\text{pgmpart64k}}$ | Program Partition for EEPROM execution time | | | | | |
| | <ul style="list-style-type: none"> 64 KB EEPROM backup | — | 235 | — | ms | |
| $t_{\text{pgmpart256k}}$ | <ul style="list-style-type: none"> 256 KB EEPROM backup | — | 240 | — | ms | |
| | Set FlexRAM Function execution time: | | | | | |
| t_{setramff} | <ul style="list-style-type: none"> Control Code 0xFF | — | 205 | — | μs | |
| $t_{\text{setram64k}}$ | <ul style="list-style-type: none"> 64 KB EEPROM backup | — | 1.6 | 2.5 | ms | |
| $t_{\text{setram128k}}$ | <ul style="list-style-type: none"> 128 KB EEPROM backup | — | 2.7 | 3.8 | ms | |
| $t_{\text{setram256k}}$ | <ul style="list-style-type: none"> 256 KB EEPROM backup | — | 4.8 | 6.2 | ms | |
| $t_{\text{eewr8bers}}$ | Byte-write to erased FlexRAM location execution time | — | 140 | 225 | μs | 3 |
| | Byte-write to FlexRAM execution time: | | | | | |
| $t_{\text{eewr8b64k}}$ | <ul style="list-style-type: none"> 64 KB EEPROM backup | — | 400 | 1700 | μs | |
| $t_{\text{eewr8b128k}}$ | <ul style="list-style-type: none"> 128 KB EEPROM backup | — | 450 | 1800 | μs | |
| $t_{\text{eewr8b256k}}$ | <ul style="list-style-type: none"> 256 KB EEPROM backup | — | 525 | 2000 | μs | |
| $t_{\text{eewr16bers}}$ | 16-bit write to erased FlexRAM location execution time | — | 140 | 225 | μs | |
| | 16-bit write to FlexRAM execution time: | | | | | |
| $t_{\text{eewr16b64k}}$ | <ul style="list-style-type: none"> 64 KB EEPROM backup | — | 400 | 1700 | μs | |
| $t_{\text{eewr16b128k}}$ | <ul style="list-style-type: none"> 128 KB EEPROM backup | — | 450 | 1800 | μs | |
| $t_{\text{eewr16b256k}}$ | <ul style="list-style-type: none"> 256 KB EEPROM backup | — | 525 | 2000 | μs | |
| $t_{\text{eewr32bers}}$ | 32-bit write to erased FlexRAM location execution time | — | 180 | 275 | μs | |
| | 32-bit write to FlexRAM execution time: | | | | | |
| $t_{\text{eewr32b64k}}$ | <ul style="list-style-type: none"> 64 KB EEPROM backup | — | 475 | 1850 | μs | |
| $t_{\text{eewr32b128k}}$ | <ul style="list-style-type: none"> 128 KB EEPROM backup | — | 525 | 2000 | μs | |
| $t_{\text{eewr32b256k}}$ | <ul style="list-style-type: none"> 256 KB EEPROM backup | — | 600 | 2200 | μs | |

1. Assumes 25MHz or greater flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

6.4.1.3 Flash high voltage current behaviors

Table 22. Flash high voltage current behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit |
|---------------------|---|------|------|------|------|
| I _{DD_PGM} | Average current adder during high voltage flash programming operation | — | 3.5 | 7.5 | mA |
| I _{DD_ERS} | Average current adder during high voltage flash erase operation | — | 1.5 | 4.0 | mA |

6.4.1.4 Reliability specifications

Table 23. NVM reliability specifications

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|---------------------------|--|-------|-------------------|------|--------|-------|
| Program Flash | | | | | | |
| t _{nv mretp10k} | Data retention after up to 10 K cycles | 5 | 50 | — | years | |
| t _{nv mretp1k} | Data retention after up to 1 K cycles | 20 | 100 | — | years | |
| n _{nv mcycp} | Cycling endurance | 10 K | 50 K | — | cycles | 2 |
| Data Flash | | | | | | |
| t _{nv mretd10k} | Data retention after up to 10 K cycles | 5 | 50 | — | years | |
| t _{nv mretd1k} | Data retention after up to 1 K cycles | 20 | 100 | — | years | |
| n _{nv mcycd} | Cycling endurance | 10 K | 50 K | — | cycles | 2 |
| FlexRAM as EEPROM | | | | | | |
| t _{nv mretee100} | Data retention up to 100% of write endurance | 5 | 50 | — | years | |
| t _{nv mretee10} | Data retention up to 10% of write endurance | 20 | 100 | — | years | |
| n _{nv mcyce} | Cycling endurance for EEPROM backup | 20 K | 50 K | — | cycles | 2 |
| | Write endurance | | | | | 3 |
| n _{nv mwree16} | • EEPROM backup to FlexRAM ratio = 16 | 70 K | 175 K | — | writes | |
| n _{nv mwree128} | • EEPROM backup to FlexRAM ratio = 128 | 630 K | 1.6 M | — | writes | |
| n _{nv mwree512} | • EEPROM backup to FlexRAM ratio = 512 | 2.5 M | 6.4 M | — | writes | |
| n _{nv mwree2k} | • EEPROM backup to FlexRAM ratio = 2,048 | 10 M | 25 M | — | writes | |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$.
3. Write endurance represents the number of writes to each FlexRAM location at $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$ influenced by the cycling endurance of the FlexNVM and the allocated EEPROM backup per subsystem. Minimum and typical values assume all 16-bit or 32-bit writes to FlexRAM; all 8-bit writes result in 50% less endurance.

6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFE to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

$$\text{Writes_subsystem} = \frac{\text{EEPROM} - 2 \times \text{EESPLIT} \times \text{EESIZE}}{\text{EESPLIT} \times \text{EESIZE}} \times \text{Write_efficiency} \times n_{\text{nvmcycee}}$$

where

- Writes_subsystem — minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM — allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with the Program Partition command
- EESPLIT — FlexRAM split factor for subsystem; entered with the Program Partition command
- EESIZE — allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write_efficiency —
 - 0.25 for 8-bit writes to FlexRAM
 - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n_{nvmcycee} — EEPROM-backup cycling endurance




Figure 11. EEPROM backup writes to FlexRAM

6.4.2 EzPort switching specifications

Table 24. EzPort switching specifications

| Num | Description | Min. | Max. | Unit |
|------|--|------------------------|-------------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| EP1 | EZP_CK frequency of operation (all commands except READ) | — | $f_{SYS}/2$ | MHz |
| EP1a | EZP_CK frequency of operation (READ command) | — | $f_{SYS}/8$ | MHz |
| EP2 | $\overline{EZP_CS}$ negation to next $\overline{EZP_CS}$ assertion | $2 \times t_{EZP_CK}$ | — | ns |
| EP3 | $\overline{EZP_CS}$ input valid to EZP_CK high (setup) | 5 | — | ns |
| EP4 | EZP_CK high to $\overline{EZP_CS}$ input invalid (hold) | 5 | — | ns |
| EP5 | EZP_D input valid to EZP_CK high (setup) | 2 | — | ns |
| EP6 | EZP_CK high to EZP_D input invalid (hold) | 5 | — | ns |
| EP7 | EZP_CK low to EZP_Q output valid | — | 16 | ns |
| EP8 | EZP_CK low to EZP_Q output invalid (hold) | 0 | — | ns |
| EP9 | $\overline{EZP_CS}$ negation to EZP_Q tri-state | — | 12 | ns |




Figure 12. EzPort Timing Diagram

6.4.3 NAND flash controller specifications

The NAND flash controller (NFC) implements the interface to standard NAND flash memory devices. This section describes the timing parameters of the NFC.

In the following table:

- T_H is the flash clock high time and
- T_L is flash clock low time,

which are defined as:

$$T_{NFC} = T_L + T_H = \frac{T_{input\ clock}}{SCALER}$$

The SCALER value is derived from the fractional divider specified in the SIM's CLKDIV4 register:


$$SCALER = \frac{SIM_CLKDIV4[NFCFRAC] + 1}{SIM_CLKDIV4[NFCDIV] + 1}$$

In case the reciprocal of SCALER is an integer, the duty cycle of NFC clock is 50%, means $T_H = T_L$. In case the reciprocal of SCALER is not an integer:


$$T_L = (1 + SCALER / 2) \times \frac{T_{NFC}}{2}$$

$$T_H = (1 - \text{SCALER} / 2) \times \frac{T_{\text{NFC}}}{2}$$

For example, if SCALER is 0.2, then $T_H = T_L = T_{\text{NFC}}/2$.



However, if SCALER is 0.667, then $T_L = 2/3 \times T_{\text{NFC}}$ and $T_H = 1/3 \times T_{\text{NFC}}$.



NOTE

The reciprocal of SCALER must be a multiple of 0.5. For example, 1, 1.5, 2, 2.5, etc.

Table 25. NFC specifications

| Num | Description | Min. | Max. | Unit |
|------------------|--|--------------------|------|------|
| t_{CLS} | NFC_CLE setup time | $2T_H + T_L - 1$ | — | ns |
| t_{CLH} | NFC_CLE hold time | $T_H + T_L - 1$ | — | ns |
| t_{CS} | $\overline{\text{NFC_CEN}}$ setup time | $2T_H + T_L - 1$ | — | ns |
| t_{CH} | $\overline{\text{NFC_CEN}}$ hold time | $T_H + T_L$ | — | ns |
| t_{WP} | $\overline{\text{NFC_WP}}$ pulse width | $T_L - 1$ | — | ns |
| t_{ALS} | NFC_ALE setup time | $2T_H + T_L$ | — | ns |
| t_{ALH} | NFC_ALE hold time | $T_H + T_L$ | — | ns |
| t_{DS} | Data setup time | $T_L - 1$ | — | ns |
| t_{DH} | Data hold time | $T_H - 1$ | — | ns |
| t_{WC} | Write cycle time | $T_H + T_L - 1$ | — | ns |
| t_{WH} | $\overline{\text{NFC_WE}}$ hold time | $T_H - 1$ | — | ns |
| t_{RR} | Ready to $\overline{\text{NFC_RE}}$ low | $4T_H + 3T_L + 90$ | — | ns |
| t_{RP} | $\overline{\text{NFC_RE}}$ pulse width | $T_L + 1$ | — | ns |
| t_{RC} | Read cycle time | $T_L + T_H - 1$ | — | ns |
| t_{REH} | $\overline{\text{NFC_RE}}$ high hold time | $T_H - 1$ | — | ns |
| t_{IS} | Data input setup time | 11 | — | ns |




Figure 13. Command latch cycle timing




Figure 14. Address latch cycle timing




Figure 15. Write data latch cycle timing




Figure 16. Read data latch cycle timing in Slow mode




Figure 17. Read data latch cycle timing in Fast mode and EDO mode

6.4.4 DDR controller specifications

The following timing numbers must be followed to properly latch or drive data onto the DDR memory bus. All timing numbers are relative to the DQS byte lanes.

Table 26. DDR controller — AC timing specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
|-------------|--|------------------|------|------|-------|
| | Frequency of operation <ul style="list-style-type: none"> • DDR1 • DDR2 • LPDDR | 83.3 | 150 | MHz | 2 |
| | | 125 ¹ | 150 | MHz | |
| | | 50 | 150 | MHz | |
| t_{DDRCK} | Clock period <ul style="list-style-type: none"> • DDR1 | 6.6 | 12 | ns | |
| | | 6.6 | 8 | ns | |

Table continues on the next page...

Table 26. DDR controller — AC timing specifications (continued)

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------------|--|--|--|-------------|-------|
| | <ul style="list-style-type: none"> • DDR2 • LPDDR | 6.6 | 20 | ns | |
| V_{OX-AC} | DDRCK AC differential cross point voltage <ul style="list-style-type: none"> • DDR1 • DDR2 • LPDDR | $0.5 \times V_{DD_DDR} - 0.2 \text{ V}$ $0.5 \times V_{DD_DDR} - 0.125 \text{ V}$ $0.4 \times V_{DD_DDR}$ | $0.5 \times V_{DD_DDR} + 0.2 \text{ V}$ $0.5 \times V_{DD_DDR} + 0.125 \text{ V}$ $0.4 \times V_{DD_DDR}$ | V V V | |
| t_{DDRCKH} | Pulse width high | 0.45 | 0.55 | t_{DDRCK} | 3 |
| t_{DDRCKL} | Pulse width low | 0.45 | 0.55 | t_{DDRCK} | 3 |
| t_{CMV} | Address, DDR_CKE, DDR_CAS, DDR_RAS, DDR_WE, DDR_CS \bar{n} — output setup | $0.5 \times t_{DDRCK} - 1$ | — | ns | 4 |
| t_{CMH} | Address, DDR_CKE, $\overline{\text{DDR_CAS}}$, $\overline{\text{DDR_RAS}}$, $\overline{\text{DDR_WE}}$, $\overline{\text{DDR_CSn}}$ — output hold | $0.5 \times t_{DDRCK} - 1$ | — | ns | |
| t_{DQSS} | DQS rising edge to CK rising edge | $-0.2 \times t_{DDRCK}$ | $0.2 \times t_{DDRCK}$ | ns | |
| t_{QS} | Data and data mask output setup (DQ→DQS) relative to DQS (DDR write mode) | $0.25 \times t_{DDRCK} - 1$ | — | ns | 5, 6 |
| t_{QH} | Data and data mask output hold (DQS→DQ) relative to DQS (DDR write mode) | $0.25 \times t_{DDRCK} - 1$ | — | ns | 7 |
| t_{DQSQ} | DQS-DQ skew for DQS and associated DQ signals | $-(0.25 \times t_{DDRCK} - 1)$ | $0.25 \times t_{DDRCK} - 1$ | ns | 8 |

1. This is minimum frequency of operation according to JEDEC DDR2 specification.
2. DDR data rate = 2 x DDR clock frequency
3. Pulse width high plus pulse width low cannot exceed min and max clock period.
4. Command output setup should be 1/2 the memory bus clock (t_{DDRCK}) plus some minor adjustments for process, temperature, and voltage variations.
5. This specification relates to the required input setup time of DDR memories. The microprocessor's output setup should be larger than the input setup of the DDR memories. If it is not larger, then the input setup on the memory is in violation. DDR_DQ[15:8] is relative to DDR_DQS[1]; DDR_DQ[7:0] is relative to DDR_DQS[0].
6. The first data beat is valid before the first rising edge of DQS and after the DQS write preamble. The remaining data beats are valid for each subsequent DQS edge.
7. This specification relates to the required hold time of DDR memories. DDR_DQ[15:8] is relative to DDR_DQS[1]; DDR_DQ[7:0] is relative to DDR_DQS[0].
8. Data input skew is derived from each DQS clock edge. It begins with a DQS transition and ends when the last data line becomes valid. This input skew must include DDR memory output skew and system level board skew (due to routing or other factors).




Figure 18. DDR write timing




Figure 19. DDR read timing




Figure 20. DDR read timing, DQ vs. DQS

6.4.5 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

Table 27. Flexbus limited voltage range switching specifications

| Num | Description | Min. | Max. | Unit | Notes |
|-----|---|------|--------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |
| | Frequency of operation | — | FB_CLK | MHz | |
| FB1 | Clock period | 20 | — | ns | |
| FB2 | Address, data, and control output valid | — | 11.5 | ns | 1 |
| FB3 | Address, data, and control output hold | 0.5 | — | ns | 1 |
| FB4 | Data and $\overline{\text{FB_T\bar{A}}}$ input setup | 8.5 | — | ns | 2 |
| FB5 | Data and $\overline{\text{FB_T\bar{A}}}$ input hold | 0.5 | — | ns | 2 |

1. Specification is valid for all FB_AD[31:0], $\overline{\text{FB_BE/BWE}n}$, $\overline{\text{FB_CS}n}$, $\overline{\text{FB_OE}}$, FB_R/W, $\overline{\text{FB_TBST}}$, FB_TSIZ[1:0], FB_ALE, and FB_TS.
2. Specification is valid for all FB_AD[31:0] and $\overline{\text{FB_T\bar{A}}}$.

Table 28. Flexbus full voltage range switching specifications


| Num | Description | Min. | Max. | Unit | Notes |
|-----|---|----------|--------|------|-------|
| | Operating voltage | 1.71 | 3.6 | V | |
| | Frequency of operation | — | FB_CLK | MHz | |
| FB1 | Clock period | 1/FB_CLK | — | ns | |
| FB2 | Address, data, and control output valid | — | 13.5 | ns | 1 |
| FB3 | Address, data, and control output hold | 0 | — | ns | 1 |

Table continues on the next page...

Table 28. Flexbus full voltage range switching specifications (continued)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|---|------|------|------|-------|
| FB4 | Data and $\overline{\text{FB_TA}}$ input setup | 13.7 | — | ns | 2 |
| FB5 | Data and $\overline{\text{FB_TA}}$ input hold | 0.5 | — | ns | 2 |

1. Specification is valid for all $\text{FB_AD}[31:0]$, $\overline{\text{FB_BE/BWE}n}$, $\overline{\text{FB_CS}n}$, $\overline{\text{FB_OE}}$, FB_R/W , $\overline{\text{FB_TBST}}$, $\text{FB_TSIZ}[1:0]$, FB_ALE , and $\overline{\text{FB_TS}}$.
2. Specification is valid for all $\text{FB_AD}[31:0]$ and $\overline{\text{FB_TA}}$.

**Figure 21. FlexBus read timing diagram**




Figure 22. FlexBus write timing diagram

electricals_write.svg

6.5 Security and integrity modules

6.5.1 DryIce Tamper Electrical Specifications

Information about security-related modules is not included in this document and is available only after a nondisclosure agreement (NDA) has been signed. To request an NDA, please contact your local NXP sales representative.

6.6 Analog

6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 29](#) and [Table 30](#) are achievable on the differential pins ADCx_DP0, ADCx_DM0.

The ADCx_DP2 and ADCx_DM2 ADC inputs are connected to the PGA outputs and are not direct device pins. Accuracy specifications for these pins are defined in [Table 31](#) and [Table 32](#).

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

6.6.1.1 16-bit ADC operating conditions

Table 29. 16-bit ADC operating conditions

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------|-------------------------------------|--|--|-------------------|--|------|-------------------|
| V _{DDA} | Supply voltage | Absolute | 1.71 | — | 3.6 | V | |
| ΔV _{DDA} | Supply voltage | Delta to V _{DD} (V _{DD} – V _{DDA}) | -100 | 0 | +100 | mV | 2 |
| ΔV _{SSA} | Ground voltage | Delta to V _{SS} (V _{SS} – V _{SSA}) | -100 | 0 | +100 | mV | 2 |
| V _{REFH} | ADC reference voltage high | | 1.13 | V _{DDA} | V _{DDA} | V | |
| V _{REFL} | ADC reference voltage low | | V _{SSA} | V _{SSA} | V _{SSA} | V | |
| V _{ADIN} | Input voltage | <ul style="list-style-type: none"> 16-bit differential mode All other modes | V _{REFL} V _{REFL} | — — | 31/32 × V _{REFH} V _{REFH} | V | |
| C _{ADIN} | Input capacitance | <ul style="list-style-type: none"> 16-bit mode 8-bit / 10-bit / 12-bit modes | — — | 8 4 | 10 5 | pF | |
| R _{ADIN} | Input series resistance | | — | 2 | 5 | kΩ | |
| R _{AS} | Analog source resistance (external) | 13-bit / 12-bit modes f _{ADCK} < 4 MHz | — | — | 5 | kΩ | 3 |
| f _{ADCK} | ADC conversion clock frequency | ≤ 13-bit mode | 1.0 | — | 18.0 | MHz | 4 |
| f _{ADCK} | ADC conversion clock frequency | 16-bit mode | 2.0 | — | 12.0 | MHz | 4 |
| C _{rate} | ADC conversion rate | ≤ 13-bit modes | | | | | 5 |

Table continues on the next page...

Table 29. 16-bit ADC operating conditions (continued)

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------|---------------------|--|--------|-------------------|---------|------|-------|
| | | No ADC hardware averaging Continuous conversions enabled, subsequent conversion time | 20.000 | — | 818.330 | kS/s | |
| C_{rate} | ADC conversion rate | 16-bit mode No ADC hardware averaging Continuous conversions enabled, subsequent conversion time | 37.037 | — | 461.467 | kS/s | 5 |

1. Typical values assume $V_{DDA} = 3.0\text{ V}$, $Temp = 25\text{ }^{\circ}\text{C}$, $f_{ADCK} = 1.0\text{ MHz}$, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had $< 8\ \Omega$ analog source resistance. The R_{AS}/C_{AS} time constant should be kept to $< 1\text{ ns}$.
4. To use the maximum ADC conversion clock frequency, $CFG2[ADHSC]$ must be set and $CFG1[ADLPC]$ must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).




Figure 23. ADC input impedance equivalency diagram

6.6.1.2 16-bit ADC electrical characteristics

Table 30. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|----------------|---------------------------------|---|--------------------|------------------------|------------------------------|------------------|-----------------------------------|
| I_{DDA_ADC} | Supply current | | 0.215 | — | 1.7 | mA | 3 |
| f_{ADACK} | ADC asynchronous clock source | • ADLPC = 1, ADHSC = 0 | 1.2 | 2.4 | 3.9 | MHz | $t_{ADACK} = 1/f_{ADACK}$ |
| | | • ADLPC = 1, ADHSC = 1 | 2.4 | 4.0 | 6.1 | MHz | |
| | | • ADLPC = 0, ADHSC = 0 | 3.0 | 5.2 | 7.3 | MHz | |
| | | • ADLPC = 0, ADHSC = 1 | 4.4 | 6.2 | 9.5 | MHz | |
| | Sample Time | See Reference Manual chapter for sample times | | | | | |
| TUE | Total unadjusted error | • 12-bit modes • <12-bit modes | — — | ± 4 ± 1.4 | ± 6.8 ± 2.1 | LSB ⁴ | 5 |
| DNL | Differential non-linearity | • 12-bit modes • <12-bit modes | — — | ± 0.7 ± 0.2 | -1.1 to +1.9 -0.3 to 0.5 | LSB ⁴ | 5 |
| INL | Integral non-linearity | • 12-bit modes • <12-bit modes | — — | ± 1.0 ± 0.5 | -2.7 to +1.9 -0.7 to +0.5 | LSB ⁴ | 5 |
| E_{FS} | Full-scale error | • 12-bit modes • <12-bit modes | — — | -4 -1.4 | -5.4 -1.8 | LSB ⁴ | $V_{ADIN} = V_{DDA}$ ⁵ |
| E_Q | Quantization error | • 16-bit modes • ≤ 13 -bit modes | — — | -1 to 0 — | — ± 0.5 | LSB ⁴ | |
| ENOB | Effective number of bits | 16-bit differential mode | | | | | 6 |
| | | • Avg = 32 | 12.8 | 14.5 | — | bits | |
| | | • Avg = 4 | 11.9 | 13.8 | — | bits | |
| | | 16-bit single-ended mode | | | | | |
| • Avg = 32 | 12.2 | 13.9 | — | bits | | | |
| • Avg = 4 | 11.4 | 13.1 | — | bits | | | |
| SINAD | Signal-to-noise plus distortion | See ENOB | 6.02 × ENOB + 1.76 | | | dB | |
| THD | Total harmonic distortion | 16-bit differential mode | | | | dB | 7 |
| | | • Avg = 32 | — | -94 | — | dB | |
| | | 16-bit single-ended mode | | | | | |
| | | • Avg = 32 | — | -85 | — | | |
| SFDR | Spurious free dynamic range | 16-bit differential mode | | | | dB | 7 |
| | | • Avg = 32 | 82 | 95 | — | dB | |
| | | 16-bit single-ended mode | | | | | |
| | | | 78 | 90 | | | |

Table continues on the next page...

Table 30. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|--------------|---------------------|---|------------------------|-------------------|------|-------|---|
| | | • Avg = 32 | | | | | |
| E_{IL} | Input leakage error | | $I_{in} \times R_{AS}$ | | | mV | I_{in} = leakage current (refer to the MCU's voltage and current operating ratings) |
| | Temp sensor slope | Across the full temperature range of the device | 1.55 | 1.62 | 1.69 | mV/°C | 8 |
| V_{TEMP25} | Temp sensor voltage | 25 °C | 706 | 716 | 726 | mV | 8 |

1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
2. Typical values assume $V_{DDA} = 3.0\text{ V}$, Temp = 25 °C, $f_{ADCK} = 2.0\text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
4. $1\text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
8. ADC conversion clock < 3 MHz




Figure 24. Typical ENOB vs. ADC_CLK for 16-bit differential mode




Figure 25. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

6.6.1.3 16-bit ADC with PGA operating conditions

Table 31. 16-bit ADC with PGA operating conditions

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|--------------|------------------------------|---|------------------|-------------------|------------------|------------|-------------------------|
| V_{DDA} | Supply voltage | Absolute | 1.71 | — | 3.6 | V | |
| V_{REFPGA} | PGA ref voltage | | $V_{REF_OU_T}$ | $V_{REF_OU_T}$ | $V_{REF_OU_T}$ | V | 2, 3 |
| V_{ADIN} | Input voltage | | V_{SSA} | — | V_{DDA} | V | |
| V_{CM} | Input Common Mode range | | V_{SSA} | — | V_{DDA} | V | |
| R_{PGAD} | Differential input impedance | Gain = 1, 2, 4, 8 Gain = 16, 32 Gain = 64 | — | 128 64 32 | — | k Ω | IN+ to IN- ⁴ |
| R_{AS} | Analog source resistance | | — | 100 | — | Ω | 5 |
| T_S | ADC sampling time | | 1.25 | — | — | μ s | 6 |
| C_{rate} | ADC conversion rate | \leq 13 bit modes No ADC hardware averaging Continuous conversions enabled Peripheral clock = 50 MHz | 18.484 | — | 450 | Ksps | 7 |
| | | 16 bit modes | 37.037 | — | 250 | Ksps | 8 |

Table 31. 16-bit ADC with PGA operating conditions

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|--------|-------------|--|------|-------------------|------|------|-------|
| | | No ADC hardware averaging Continuous conversions enabled Peripheral clock = 50 MHz | | | | | |

1. Typical values assume $V_{DDA} = 3.0\text{ V}$, $\text{Temp} = 25^\circ\text{C}$, $f_{\text{ADCK}} = 6\text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
2. ADC must be configured to use the internal voltage reference (VREF_OUT)
3. PGA reference is internally connected to the VREF_OUT pin. If the user wishes to drive VREF_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
4. For single ended configurations the input impedance of the driven input is $R_{\text{PGAD}}/2$
5. The analog source resistance (R_{AS}), external to MCU, should be kept as minimum as possible. Increased R_{AS} causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of $1.25\mu\text{s}$ time should be allowed for $F_{\text{in}}=4\text{ kHz}$ at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

6.6.1.4 16-bit ADC with PGA characteristics

Table 32. 16-bit ADC with PGA characteristics

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|-----------------------|------------------------------|--|---|--|---|---------------|---|
| $I_{\text{DDA_PGA}}$ | Supply current | Low power (ADC_PGA[PGALPb]=0) | — | 420 | 644 | μA | 2 |
| $I_{\text{DC_PGA}}$ | Input DC current | | $\frac{2}{R_{\text{PGAD}}} \left(\frac{V_{\text{REFPGA}} \times 0.583 - V_{\text{CM}}}{\text{Gain} + 1} \right)$ | | | A | 3 |
| | | Gain =1, $V_{\text{REFPGA}}=1.2\text{V}$, $V_{\text{CM}}=0.5\text{V}$ | — | 1.54 | — | μA | |
| | | Gain =64, $V_{\text{REFPGA}}=1.2\text{V}$, $V_{\text{CM}}=0.1\text{V}$ | — | 0.57 | — | μA | |
| G | Gain ⁴ | <ul style="list-style-type: none"> • PGAG=0 • PGAG=1 • PGAG=2 • PGAG=3 • PGAG=4 • PGAG=5 • PGAG=6 | 0.95 1.9 3.8 7.6 15.2 30.0 58.8 | 1 2 4 8 16 31.6 63.3 | 1.05 2.1 4.2 8.4 16.6 33.2 67.8 | | $R_{\text{AS}} < 100\Omega$ |
| BW | Input signal bandwidth | • 16-bit modes | — | — | 4 | kHz | |
| | | • < 16-bit modes | — | — | 40 | kHz | |
| PSRR | Power supply rejection ratio | Gain=1 | — | -84 | — | dB | $V_{\text{DDA}} = 3\text{V} \pm 100\text{mV}$, |

Table continues on the next page...

Table 32. 16-bit ADC with PGA characteristics (continued)

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|----------------------|---|--|---|-------------------|------|--------|--|
| | | | | | | | f_{VDDA} = 50Hz, 60Hz |
| CMRR | Common mode rejection ratio | <ul style="list-style-type: none"> Gain=1 Gain=64 | — | -84 | — | dB | V_{CM} = 500mVpp, f_{VCM} = 50Hz, 100Hz |
| | | | — | -85 | — | dB | |
| V_{OFS} | Input offset voltage | <ul style="list-style-type: none"> Chopping disabled (ADC_PGA[PGACHPb] =1) Chopping enabled (ADC_PGA[PGACHPb] =0) | — | 2.4 | — | mV | Output offset = $V_{OFS} * (Gain+1)$ |
| | | | — | 0.2 | — | mV | |
| T_{GSW} | Gain switching settling time | | — | — | 10 | μs | 5 |
| dG/dT | Gain drift over full temperature range | <ul style="list-style-type: none"> Gain=1 Gain=64 | — | 6 | 10 | ppm/°C | |
| | | | — | 31 | 42 | ppm/°C | |
| dG/dV _{DDA} | Gain drift over supply voltage | <ul style="list-style-type: none"> Gain=1 Gain=64 | — | 0.07 | 0.21 | %/V | V_{DDA} from 1.71 to 3.6V |
| | | | — | 0.14 | 0.31 | %/V | |
| E_{IL} | Input leakage error | All modes | $I_{in} \times R_{AS}$ | | | mV | I_{in} = leakage current (refer to the MCU's voltage and current operating ratings) |
| $V_{PP,DIFF}$ | Maximum differential input signal swing | | $\left(\frac{(\min(V_X, V_{DDA} - V_X) - 0.2) \times 4}{Gain} \right)$ | | | V | 6 |
| | | | where $V_X = V_{REFPGA} \times 0.583$ | | | | |
| SNR | Signal-to-noise ratio | <ul style="list-style-type: none"> Gain=1 Gain=64 | 80 | 90 | — | dB | 16-bit differential mode, Average=32 |
| | | | 52 | 66 | — | dB | |
| THD | Total harmonic distortion | <ul style="list-style-type: none"> Gain=1 Gain=64 | 85 | 100 | — | dB | 16-bit differential mode, Average=32, f_{in} =100Hz |
| | | | 49 | 95 | — | dB | |
| SFDR | Spurious free dynamic range | <ul style="list-style-type: none"> Gain=1 Gain=64 | 85 | 105 | — | dB | 16-bit differential mode, Average=32, f_{in} =100Hz |
| | | | 53 | 88 | — | dB | |
| ENOB | Effective number of bits | <ul style="list-style-type: none"> Gain=1, Average=4 Gain=1, Average=8 Gain=64, Average=4 Gain=64, Average=8 | 11.6 | 13.4 | — | bits | 16-bit differential mode, f_{in} =100Hz |
| | | | 8.0 | 13.6 | — | bits | |
| | | | 7.2 | 9.6 | — | bits | |
| | | | 6.3 | 9.6 | — | bits | |
| | | | 12.8 | 14.5 | — | bits | |

Table continues on the next page...

Table 32. 16-bit ADC with PGA characteristics (continued)

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|--------|---------------------------------------|---|--------------------|-------------------|------|------|-------|
| | | <ul style="list-style-type: none"> Gain=1, Average=32 Gain=2, Average=32 Gain=4, Average=32 Gain=8, Average=32 Gain=16, Average=32 Gain=32, Average=32 Gain=64, Average=32 | 11.0 | 14.3 | — | bits | |
| | | | 7.9 | 13.8 | — | bits | |
| | | | 7.3 | 13.1 | — | bits | |
| | | | 6.8 | 12.5 | — | bits | |
| | | | 6.8 | 11.5 | — | bits | |
| | | | 7.5 | 10.6 | — | bits | |
| SINAD | Signal-to-noise plus distortion ratio | See ENOB | 6.02 × ENOB + 1.76 | | | dB | |

1. Typical values assume $V_{DDA} = 3.0V$, $Temp = 25^{\circ}C$, $f_{ADCK} = 6MHz$ unless otherwise stated.
2. This current is a PGA module adder, in addition to ADC conversion currents.
3. Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage (V_{CM}) and the PGA gain.
4. $Gain = 2^{PGAG}$
5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

6.6.2 CMP and 6-bit DAC electrical specifications

Table 33. Comparator and 6-bit DAC electrical specifications


| Symbol | Description | Min. | Typ. | Max. | Unit |
|-------------|--|----------------|------|----------|---------|
| V_{DD} | Supply voltage | 1.71 | — | 3.6 | V |
| I_{DDHS} | Supply current, High-speed mode (EN=1, PMODE=1) | — | — | 200 | μA |
| $I_{DDL S}$ | Supply current, low-speed mode (EN=1, PMODE=0) | — | — | 20 | μA |
| V_{AIN} | Analog input voltage | $V_{SS} - 0.3$ | — | V_{DD} | V |
| V_{AIO} | Analog input offset voltage | — | — | 20 | mV |
| V_H | Analog comparator hysteresis ¹ <ul style="list-style-type: none"> CR0[HYSTCTR] = 00 CR0[HYSTCTR] = 01 CR0[HYSTCTR] = 10 CR0[HYSTCTR] = 11 | — | 5 | — | mV |
| | | — | 10 | — | mV |
| | | — | 20 | — | mV |
| | | — | 30 | — | mV |
| V_{CMPOH} | Output high | $V_{DD} - 0.5$ | — | — | V |
| V_{CMPOI} | Output low | — | — | 0.5 | V |
| t_{DHS} | Propagation delay, high-speed mode (EN=1, PMODE=1) | 20 | 50 | 200 | ns |
| t_{DLS} | Propagation delay, low-speed mode (EN=1, PMODE=0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | — | — | 40 | μs |
| I_{DAC6b} | 6-bit DAC current adder (enabled) | — | 7 | — | μA |

Table continues on the next page...

Table 33. Comparator and 6-bit DAC electrical specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit |
|--------|--------------------------------------|------|------|------|------------------|
| INL | 6-bit DAC integral non-linearity | -0.5 | — | 0.5 | LSB ³ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | — | 0.3 | LSB |

1. Typical hysteresis is measured with input voltage range limited to 0.6 to $V_{DD}-0.6$ V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.
3. $1 \text{ LSB} = V_{\text{reference}}/64$

**Figure 26. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)**




Figure 27. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

6.6.3 12-bit DAC electrical characteristics

6.6.3.1 12-bit DAC operating requirements

Table 34. 12-bit DAC operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|-------------------|-------------------------|------|------|------|-------|
| V _{DDA} | Supply voltage | 1.71 | 3.6 | V | |
| V _{DACR} | Reference voltage | 1.13 | 3.6 | V | 1 |
| C _L | Output load capacitance | — | 100 | pF | 2 |
| I _L | Output load current | — | 1 | mA | |

1. The DAC reference can be selected to be V_{DDA} or V_{REF_OUT}.
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

6.6.3.2 12-bit DAC operating behaviors

Table 35. 12-bit DAC operating behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------------|---|------------------|-------------|------------|------------------------|-------|
| I_{DDA_DACLP} | Supply current — low-power mode | — | — | 150 | μA | |
| I_{DDA_DACHP} | Supply current — high-speed mode | — | — | 700 | μA | |
| t_{DACLP} | Full-scale settling time (0x080 to 0xF7F) — low-power mode | — | 100 | 200 | μs | 1 |
| t_{DACHP} | Full-scale settling time (0x080 to 0xF7F) — high-power mode | — | 15 | 30 | μs | 1 |
| $t_{CCDACLP}$ | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode | — | 0.7 | 1 | μs | 1 |
| $V_{dacoutl}$ | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000 | — | — | 100 | mV | |
| $V_{dacouth}$ | DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFF | $V_{DACR} - 100$ | — | V_{DACR} | mV | |
| INL | Integral non-linearity error — high speed mode | — | — | ± 8 | LSB | 2 |
| DNL | Differential non-linearity error — $V_{DACR} > 2\text{ V}$ | — | — | ± 1 | LSB | 3 |
| DNL | Differential non-linearity error — $V_{DACR} = V_{REF_OUT}$ | — | — | ± 1 | LSB | 4 |
| V_{OFFSET} | Offset error | — | ± 0.4 | ± 0.8 | %FSR | 5 |
| E_G | Gain error | — | ± 0.1 | ± 0.6 | %FSR | 5 |
| PSRR | Power supply rejection ratio, $V_{DDA} \geq 2.4\text{ V}$ | 60 | — | 90 | dB | |
| T_{CO} | Temperature coefficient offset voltage | — | 3.7 | — | $\mu\text{V}/\text{C}$ | 6 |
| T_{GE} | Temperature coefficient gain error | — | 0.000421 | — | %FSR/C | |
| R_{op} | Output resistance (load = 3 k Ω) | — | — | 250 | Ω | |
| SR | Slew rate -80h → F7Fh → 80h <ul style="list-style-type: none"> High power (SP_{HP}) Low power (SP_{LP}) | 1.2 0.05 | 1.7 0.12 | — — | V/ μs | |
| CT | Channel to channel cross talk | — | — | -80 | dB | |
| BW | 3dB bandwidth <ul style="list-style-type: none"> High power (SP_{HP}) Low power (SP_{LP}) | 550 40 | — — | — — | kHz | |

- Settling within ± 1 LSB
- The INL is measured for 0 + 100 mV to $V_{DACR} - 100$ mV
- The DNL is measured for 0 + 100 mV to $V_{DACR} - 100$ mV
- The DNL is measured for 0 + 100 mV to $V_{DACR} - 100$ mV with $V_{DDA} > 2.4\text{ V}$
- Calculated by a best fit curve from $V_{SS} + 100$ mV to $V_{DACR} - 100$ mV
- $V_{DDA} = 3.0\text{ V}$, reference select set for V_{DDA} ($DACx_CO:DACRFS = 1$), high power mode ($DACx_CO:LPEN = 0$), DAC set to 0x800, temperature range is across the full range of the device




Figure 28. Typical INL error vs. digital code




Figure 29. Offset at half scale vs. temperature

6.6.4 Voltage reference electrical specifications

Table 36. VREF full-range operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|-----------|-------------------------|---|------|------|-------|
| V_{DDA} | Supply voltage | 1.71 | 3.6 | V | |
| T_A | Temperature | Operating temperature range of the device | | °C | |
| C_L | Output load capacitance | 100 | | nF | 1, 2 |

- C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.
- The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.

Table 37. VREF full-range operating behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-------------------|--|--------|-------|--------|---------|-------|
| V_{out} | Voltage reference output with factory trim at nominal V_{DDA} and temperature=25C | 1.1915 | 1.195 | 1.1977 | V | 1 |
| V_{out} | Voltage reference output — factory trim | 1.1584 | — | 1.2376 | V | 1 |
| V_{out} | Voltage reference output — user trim | 1.193 | — | 1.197 | V | 1 |
| V_{step} | Voltage reference trim step | — | 0.5 | — | mV | 1 |
| V_{tdrift} | Temperature drift ($V_{max} - V_{min}$ across the full temperature range) | — | — | 80 | mV | 1 |
| I_{bg} | Bandgap only current | — | — | 80 | μ A | 1 |
| I_{hp} | High-power buffer current | — | — | 1 | mA | 1 |
| ΔV_{LOAD} | Load regulation <ul style="list-style-type: none"> • current = + 1.0 mA • current = - 1.0 mA | — | 2 | — | mV | 1, 2 |
| T_{stup} | Buffer startup time | — | — | 100 | μ s | |
| V_{vdrift} | Voltage drift ($V_{max} - V_{min}$ across the full voltage range) | — | 2 | — | mV | 1 |

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

Table 38. VREF limited-range operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|-------------|------|------|--------------|-------|
| T_A | Temperature | 0 | 50 | $^{\circ}$ C | |

Table 39. VREF limited-range operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
|-----------|--|-------|-------|------|-------|
| V_{out} | Voltage reference output with factory trim | 1.173 | 1.225 | V | |

6.7 Timers

See [General switching specifications](#).

6.8 Communication interfaces

6.8.1 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

6.8.1.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

Table 40. MII signal switching specifications

| Symbol | Description | Min. | Max. | Unit |
|--------|---------------------------------------|------|------|--------------|
| — | RXCLK frequency | — | 25 | MHz |
| MII1 | RXCLK pulse width high | 35% | 65% | RXCLK period |
| MII2 | RXCLK pulse width low | 35% | 65% | RXCLK period |
| MII3 | RXD[3:0], RXDV, RXER to RXCLK setup | 5 | — | ns |
| MII4 | RXCLK to RXD[3:0], RXDV, RXER hold | 5 | — | ns |
| — | TXCLK frequency | — | 25 | MHz |
| MII5 | TXCLK pulse width high | 35% | 65% | TXCLK period |
| MII6 | TXCLK pulse width low | 35% | 65% | TXCLK period |
| MII7 | TXCLK to TXD[3:0], TXEN, TXER invalid | 2 | — | ns |
| MII8 | TXCLK to TXD[3:0], TXEN, TXER valid | — | 25 | ns |




Figure 30. RMI/MII transmit signal timing diagram




Figure 31. RMIIMII receive signal timing diagram

6.8.1.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

Table 41. RMII signal switching specifications

| Num | Description | Min. | Max. | Unit |
|-------|---|------|------|-----------------|
| — | EXTAL frequency (RMII input clock RMII_CLK) | — | 50 | MHz |
| RMII1 | RMII_CLK pulse width high | 35% | 65% | RMII_CLK period |
| RMII2 | RMII_CLK pulse width low | 35% | 65% | RMII_CLK period |
| RMII3 | RXD[1:0], CRS_DV, RXER to RMII_CLK setup | 4 | — | ns |
| RMII4 | RMII_CLK to RXD[1:0], CRS_DV, RXER hold | 2 | — | ns |
| RMII7 | RMII_CLK to TXD[1:0], TXEN invalid | 4 | — | ns |
| RMII8 | RMII_CLK to TXD[1:0], TXEN valid | — | 15 | ns |

6.8.1.3 MDIO serial management timing specifications

Table 42. MDIO serial management channel signal timing

| Num | Characteristic | Min | Max | Unit |
|-----|----------------------------|--------------------------------------|-----|--------------------|
| E10 | MDC cycle time | 400 | — | ns |
| E11 | MDC pulse width | 40 | 60 | % t _{MDC} |
| E12 | MDC to MDIO output valid | F _{sys} period ¹ | — | ns |
| E13 | MDC to MDIO output invalid | F _{sys} period ¹ | — | ns |
| E14 | MDIO input to MDC setup | 10 | — | ns |
| E15 | MDIO input to MDC hold | 0 | — | ns |

- MDIO output valid and hold time can be adjusted using the ENET_MSCR[HOLDTIME] field. The minimum specification shown here is for the default ENET_MSCR value, where HOLDTIME = 0. The minimum output valid and output hold times can be increased by changing the HOLDTIME register field




Figure 32. MDIO serial management channel timing diagram

6.8.2 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit usb.org.

NOTE

The MCGPLLCLK meets the USB jitter and signaling rate specifications for certification with the use of an external clock/crystal for both Device and Host modes.

The MCGFLLCLK does not meet the USB jitter or signaling rate specifications for certification.

6.8.3 USB DCD electrical specifications

Table 43. USB0 DCD electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit |
|----------------------|--|-------|-------|------|------------|
| V _{DP_SRC} | USB_DP source voltage (up to 250 μ A) | 0.5 | — | 0.7 | V |
| V _{LGC} | Threshold voltage for logic high | 0.8 | — | 2.0 | V |
| I _{DP_SRC} | USB_DP source current | 7 | 10 | 13 | μ A |
| I _{DM_SINK} | USB_DM sink current | 50 | 100 | 150 | μ A |
| R _{DM_DWN} | D- pulldown resistance for data pin contact detect | 14.25 | — | 24.8 | k Ω |
| V _{DAT_REF} | Data detect voltage | 0.25 | 0.325 | 0.4 | V |

6.8.4 USB VREG electrical specifications

Table 44. USB VREG electrical specifications

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|-----------------------|--|------|-------------------|------|------|-------|
| VREGIN | Input supply voltage | 2.7 | — | 5.5 | V | |
| I _{DDon} | Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V | — | 125 | 186 | μA | |
| I _{DDstby} | Quiescent current — Standby mode, load current equal zero | — | 1.1 | 10 | μA | |
| I _{DDoff} | Quiescent current — Shutdown mode <ul style="list-style-type: none"> VREGIN = 5.0 V and temperature=25 °C Across operating voltage and temperature | — | 650 | — | nA | |
| | | — | — | 4 | μA | |
| I _{LOADrun} | Maximum load current — Run mode | — | — | 120 | mA | |
| I _{LOADstby} | Maximum load current — Standby mode | — | — | 1 | mA | |
| V _{Reg33out} | Regulator output voltage — Input supply (VREGIN) > 3.6 V <ul style="list-style-type: none"> Run mode Standby mode | 3 | 3.3 | 3.6 | V | |
| | | 2.1 | 2.8 | 3.6 | V | |
| V _{Reg33out} | Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode | 2.1 | — | 3.6 | V | 2 |
| C _{OUT} | External output capacitor | 1.76 | 2.2 | 8.16 | μF | |
| ESR | External output capacitor equivalent series resistance | 1 | — | 100 | mΩ | |
| I _{LIM} | Short circuit current | — | 290 | — | mA | |

1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I_{Load}.

6.8.5 ULPI timing specifications

The ULPI interface is fully compliant with the industry standard UTMI+ Low Pin Interface. Control and data timing requirements for the ULPI pins are given in the following table. These timings apply to synchronous mode only. All timings are measured with respect to the clock as seen at the USB_CLKIN pin.


Table 45. ULPI timing specifications

| Num | Description | Min. | Typ. | Max. | Unit |
|-----|-------------------------------|------|------|------|------|
| | USB_CLKIN operating frequency | — | 60 | — | MHz |

Table continues on the next page...

Table 45. ULPI timing specifications (continued)

| Num | Description | Min. | Typ. | Max. | Unit |
|-----|---------------------------------|------|-------|------|------|
| | USB_CLKIN duty cycle | — | 50 | — | % |
| U1 | USB_CLKIN clock period | — | 16.67 | — | ns |
| U2 | Input setup (control and data) | 5 | — | — | ns |
| U3 | Input hold (control and data) | 1 | — | — | ns |
| U4 | Output valid (control and data) | — | — | 9.5 | ns |
| U5 | Output hold (control and data) | 1 | — | — | ns |

**Figure 33. ULPI timing diagram**

6.8.6 CAN switching specifications

See [General switching specifications](#).

6.8.7 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface DSPI provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic DSPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 46. Master mode DSPI timing (limited voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------------------------|--------------------------|-------------------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |
| | Frequency of operation | — | 30 | MHz | |
| DS1 | DSPI_SCK output cycle time | $2 \times t_{BUS}$ | — | ns | |
| DS2 | DSPI_SCK output high/low time | $(t_{SCK}/2) - 2$ | $(t_{SCK}/2) + 2$ | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | $(t_{BUS} \times 2) - 2$ | — | ns | 1 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{BUS} \times 2) - 2$ | — | ns | 2 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 8.5 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -2 | — | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 15 | — | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | — | ns | |

1. The delay is programmable in DSPIx_CTARn[PSSCK] and DSPIx_CTARn[CSSCK].
2. The delay is programmable in DSPIx_CTARn[PASC] and DSPIx_CTARn[ASC].




Figure 34. DSPI classic DSPI timing — master mode


Table 47. Slave mode DSPI timing (limited voltage range)

| Num | Description | Min. | Max. | Unit |
|-----|---------------------------|--------------------|------|------|
| | Operating voltage | 2.7 | 3.6 | V |
| | Frequency of operation | | 15 | MHz |
| DS9 | DSPI_SCK input cycle time | $4 \times t_{BUS}$ | — | ns |

Table continues on the next page...

Table 47. Slave mode DSPI timing (limited voltage range) (continued)

| Num | Description | Min. | Max. | Unit |
|------|--|-------------------|-------------------|------|
| DS10 | DSPI_SCK input high/low time | $(t_{SCK/2}) - 2$ | $(t_{SCK/2}) + 2$ | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | — | 10 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | — | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 2 | — | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | — | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | — | 14 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | — | 14 | ns |

**Figure 35. DSPI classic DSPI timing — slave mode**

6.8.8 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface DSPI provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 48. Master mode DSPI timing (full voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-----------------------------------|--------------------------|-------------------|------|-------|
| | Operating voltage | 1.71 | 3.6 | V | 1 |
| | Frequency of operation | — | 15 | MHz | |
| DS1 | DSPI_SCK output cycle time | $4 \times t_{BUS}$ | — | ns | |
| DS2 | DSPI_SCK output high/low time | $(t_{SCK/2}) - 4$ | $(t_{SCK/2}) + 4$ | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | $(t_{BUS} \times 2) - 4$ | — | ns | 2 |

Table continues on the next page...

Table 48. Master mode DSPI timing (full voltage range) (continued)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------------------------|--------------------------|------|------|-------|
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{BUS} \times 2) - 4$ | — | ns | 3 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 10 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -4.5 | — | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 20.5 | — | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | — | ns | |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].




Figure 36. DSPI classic SPI timing — master mode

Table 49. Slave mode DSPI timing (full voltage range)

| Num | Description | Min. | Max. | Unit |
|------|--|--------------------|-------------------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| | Frequency of operation | — | 7.5 | MHz |
| DS9 | DSPI_SCK input cycle time | $8 \times t_{BUS}$ | — | ns |
| DS10 | DSPI_SCK input high/low time | $(t_{SCK}/2) - 4$ | $(t_{SCK}/2) + 4$ | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | — | 20 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | — | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 2 | — | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | — | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | — | 19 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | — | 19 | ns |




Figure 37. DSPI classic SPI timing — slave mode

6.8.9 Inter-Integrated Circuit Interface (I²C) timing

Table 50. I²C timing

| Characteristic | Symbol | Standard Mode | | Fast Mode | | Unit |
|--|---------------|------------------|-------------------|----------------------------|------------------|---------|
| | | Minimum | Maximum | Minimum | Maximum | |
| SCL Clock Frequency | f_{SCL} | 0 | 100 | 0 | 400 ¹ | kHz |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | $t_{HD}; STA$ | 4 | — | 0.6 | — | μs |
| LOW period of the SCL clock | t_{LOW} | 4.7 | — | 1.25 | — | μs |
| HIGH period of the SCL clock | t_{HIGH} | 4 | — | 0.6 | — | μs |
| Set-up time for a repeated START condition | $t_{SU}; STA$ | 4.7 | — | 0.6 | — | μs |
| Data hold time for I ² C bus devices | $t_{HD}; DAT$ | 0 ² | 3.45 ³ | 0 ⁴ | 0.9 ² | μs |
| Data set-up time | $t_{SU}; DAT$ | 250 ⁵ | — | 100 ^{3,6} | — | ns |
| Rise time of SDA and SCL signals | t_r | — | 1000 | $20 + 0.1C_b$ ⁷ | 300 | ns |
| Fall time of SDA and SCL signals | t_f | — | 300 | $20 + 0.1C_b$ ⁶ | 300 | ns |
| Set-up time for STOP condition | $t_{SU}; STO$ | 4 | — | 0.6 | — | μs |
| Bus free time between STOP and START condition | t_{BUF} | 4.7 | — | 1.3 | — | μs |
| Pulse width of spikes that must be suppressed by the input filter | t_{SP} | N/A | N/A | 0 | 50 | ns |

1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using a pin configured for high drive across the full voltage range and when using the a pin configured for low drive with $V_{DD} \geq 2.7 V$.
2. The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
3. The maximum $t_{HD}; DAT$ must be met only if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.
4. Input signal Slew = 10 ns and Output Load = 50 pF
5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
6. A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement $t_{SU}; DAT \geq 250 ns$ must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a

Peripheral operating requirements and behaviors

device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$ ns (according to the Standard mode I²C bus specification) before the SCL line is released.

7. C_b = total capacitance of the one bus line in pF.




Figure 38. Timing definition for fast and standard mode devices on the I²C bus

6.8.10 UART switching specifications

See [General switching specifications](#).

6.8.11 SDHC specifications


The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Table 51. SDHC switching specifications over a limited operating voltage range

| Num | Symbol | Description | Min. | Max. | Unit |
|---|------------------|---|------|-------|------|
| | | Operating voltage | 2.7 | 3.6 | V |
| Card input clock | | | | | |
| SD1 | f _{pp} | Clock frequency (low speed) | 0 | 400 | kHz |
| | f _{pp} | Clock frequency (SD\SDIO full speed\high speed) | 0 | 25\40 | MHz |
| | f _{pp} | Clock frequency (MMC full speed\high speed) | 0 | 25\50 | MHz |
| | f _{OD} | Clock frequency (identification mode) | 0 | 400 | kHz |
| SD2 | t _{WL} | Clock low time | 7 | — | ns |
| SD3 | t _{WH} | Clock high time | 7 | — | ns |
| SD4 | t _{TLH} | Clock rise time | — | 3 | ns |
| SD5 | t _{THL} | Clock fall time | — | 3 | ns |
| SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) | | | | | |
| SD6 | t _{OD} | SDHC output delay (output valid) | -5 | 6.5 | ns |
| SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) | | | | | |
| SD7 | t _{ISU} | SDHC input setup time | 5 | — | ns |
| SD8 | t _{IH} | SDHC input hold time | 0 | — | ns |

Table 52. SDHC switching specifications over the full operating voltage range

| Num | Symbol | Description | Min. | Max. | Unit |
|---|------------------|---|------|-------|------|
| | | Operating voltage | 1.71 | 3.6 | V |
| Card input clock | | | | | |
| SD1 | f _{pp} | Clock frequency (low speed) | 0 | 400 | kHz |
| | f _{pp} | Clock frequency (SD\SDIO full speed\high speed) | 0 | 25\40 | MHz |
| | f _{pp} | Clock frequency (MMC full speed\high speed) | 0 | 25\50 | MHz |
| | f _{OD} | Clock frequency (identification mode) | 0 | 400 | kHz |
| SD2 | t _{WL} | Clock low time | 7 | — | ns |
| SD3 | t _{WH} | Clock high time | 7 | — | ns |
| SD4 | t _{TLH} | Clock rise time | — | 3 | ns |
| SD5 | t _{THL} | Clock fall time | — | 3 | ns |
| SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) | | | | | |
| SD6 | t _{OD} | SDHC output delay (output valid) | -5 | 6.5 | ns |
| SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) | | | | | |
| SD7 | t _{ISU} | SDHC input setup time | 5 | — | ns |
| SD8 | t _{IH} | SDHC input hold time | 1.3 | — | ns |

**Figure 39. SDHC timing**

6.8.12 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP]

is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

6.8.12.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.

Table 53. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|-------------|
| | Operating voltage | 2.7 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 40 | — | ns |
| S2 | I2S_MCLK pulse width high/low | 45% | 55% | MCLK period |
| S3 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 80 | — | ns |
| S4 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45% | 55% | BCLK period |
| S5 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid | — | 15 | ns |
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | 0 | — | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | — | 15 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | — | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 15 | — | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | — | ns |




Figure 40. I2S/SAI timing — master modes

Table 54. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|----------|-------------|
| | Operating voltage | 2.7 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 80 | — | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 4.5 | — | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | 2 | — | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid <ul style="list-style-type: none"> Multiple SAI Synchronous mode All other modes | — | 21 15 | ns |
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | — | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 4.5 | — | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | 2 | — | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ¹ | — | 25 | ns |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

Peripheral operating requirements and behaviors




Figure 41. I2S/SAI timing — slave modes

6.8.12.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Table 55. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 40 | — | ns |
| S2 | I2S_MCLK pulse width high/low | 45% | 55% | MCLK period |
| S3 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 80 | — | ns |
| S4 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45% | 55% | BCLK period |
| S5 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid | — | 15 | ns |
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | -1.0 | — | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | — | 15 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | — | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 20.5 | — | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | — | ns |




Figure 42. I2S/SAI timing — master modes

Table 56. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 80 | — | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 5.8 | — | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | 2 | — | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid <ul style="list-style-type: none"> Multiple SAI Synchronous mode All other modes | — | 24 20.6 | ns |
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | — | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 5.8 | — | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | 2 | — | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ¹ | — | 25 | ns |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

Peripheral operating requirements and behaviors




Figure 43. I2S/SAI timing — slave modes

6.8.12.3 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 57. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 62.5 | — | ns |
| S2 | I2S_MCLK pulse width high/low | 45% | 55% | MCLK period |
| S3 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 250 | — | ns |
| S4 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45% | 55% | BCLK period |
| S5 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid | — | 45 | ns |
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | 0 | — | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | — | 45 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | -1.6 | — | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 45 | — | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | — | ns |




Figure 44. I2S/SAI timing — master modes

Table 58. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 250 | — | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 30 | — | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | 3 | — | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid | — | 63 | ns |
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | — | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 30 | — | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | 2 | — | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ¹ | — | 72 | ns |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 45. I2S/SAI timing — slave modes

6.9 Human-machine interfaces (HMI)

6.9.1 TSI electrical specifications

Table 59. TSI electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------------|---|-------|---------|---------|----------|-------|
| V _{DDTSI} | Operating voltage | 1.71 | — | 3.6 | V | |
| C _{ELE} | Target electrode capacitance range | 1 | 20 | 500 | pF | 1 |
| f _{REFmax} | Reference oscillator frequency | — | 8 | 15 | MHz | 2, 3 |
| f _{ELEmax} | Electrode oscillator frequency | — | 1 | 1.8 | MHz | 2, 4 |
| C _{REF} | Internal reference capacitor | — | 1 | — | pF | |
| V _{DELTA} | Oscillator delta voltage | — | 600 | — | mV | 2, 5 |
| I _{REF} | Reference oscillator current source base current <ul style="list-style-type: none"> • 2 μA setting (REFCHRG = 0) • 32 μA setting (REFCHRG = 15) | — | 2 36 | 3 50 | μA | 2, 6 |
| I _{ELE} | Electrode oscillator current source base current <ul style="list-style-type: none"> • 2 μA setting (EXTCHRG = 0) • 32 μA setting (EXTCHRG = 15) | — | 2 36 | 3 50 | μA | 2, 7 |
| Pres5 | Electrode capacitance measurement precision | — | 8.3333 | 38400 | fF/count | 8 |
| Pres20 | Electrode capacitance measurement precision | — | 8.3333 | 38400 | fF/count | 9 |
| Pres100 | Electrode capacitance measurement precision | — | 8.3333 | 38400 | fF/count | 10 |
| MaxSens | Maximum sensitivity | 0.008 | 1.46 | — | fF/count | 11 |
| Res | Resolution | — | — | 16 | bits | |
| T _{Con20} | Response time @ 20 pF | 8 | 15 | 25 | μs | 12 |
| I _{TSL_RUN} | Current added in run mode | — | 55 | — | μA | |
| I _{TSL_LP} | Low power mode current adder | — | 1.3 | 2.5 | μA | 13 |

1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
2. Fixed external capacitance of 20 pF.
3. REFCHRG = 2, EXTCHRG=0.
4. REFCHRG = 0, EXTCHRG = 10.
5. $V_{DD} = 3.0\text{ V}$.
6. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
7. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
8. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; I_{ext} = 16.
9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; I_{ext} = 16.
10. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; I_{ext} = 16.
11. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes. Sensitivity depends on the configuration used. The documented values are provided as examples calculated for a specific configuration of operating conditions using the following equation: $(C_{ref} * I_{ext}) / (I_{ref} * PS * NSCN)$
The typical value is calculated with the following configuration:
 $I_{ext} = 6\ \mu\text{A}$ (EXTCHRG = 2), PS = 128, NSCN = 2, $I_{ref} = 16\ \mu\text{A}$ (REFCHRG = 7), $C_{ref} = 1.0\ \text{pF}$
The minimum value is calculated with the following configuration:
 $I_{ext} = 2\ \mu\text{A}$ (EXTCHRG = 0), PS = 128, NSCN = 32, $I_{ref} = 32\ \mu\text{A}$ (REFCHRG = 15), $C_{ref} = 0.5\ \text{pF}$
The highest possible sensitivity is the minimum value because it represents the smallest possible capacitance that can be measured by a single count.
12. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, EXTCHRG = 7.
13. REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

6.9.2 LCDC electrical specifications

Table 60. GLCD_LSCLK Timing

| Num | Description | Min. | Max. | Unit |
|-----|-----------------------|------|------|------|
| T1 | GLCD_LSCLK Period | 25 | 2000 | ns |
| T2 | Pixel data setup time | 8 | — | ns |
| T3 | Pixel data up time | 8 | — | ns |

NOTE

The pixel clock is equal to $GLCD_LSCLK / (PCD + 1)$. When it is in CSTN, TFT, or monochrome mode with bus width = 1, GLCD_LSCLK is equal to the pixel clock. When it is in monochrome with other bus width settings, GLCD_LSCLK is equal to the pixel clock divided by bus width. The polarity of GLCD_LSCLK and GLCD_D signals can also be programmed.




Figure 46. GLCD_LSCLK to GLCD_D[17:0] Timing





Figure 47. 4/8/12/16/18 Bit/Pixel TFT Color Mode Panel Timing

Table 61. 4/8/12/16/18 Bit/Pixel TFT Color Mode Panel Timing

| Num | Description | Min. | Max. | Unit |
|-----|---|--------------------|---|------|
| T1 | End of GLCD_OE to beginning of GLCD_VSYNC | $T5 + T6 + T7 - 1$ | $(VWAIT1 \times T2) + T5 + T6 + T7 - 1$ | Ts |
| T2 | GLCD_HSYNC period | — | $XMAX + T5 + T6 + T7$ | Ts |
| T3 | GLCD_VSYNC pulse width | T2 | $VWIDTH \times T2$ | Ts |
| T4 | End of GLCD_VSYNC to beginning of GLCD_OE | 1 | $(VWAIT2 \times T2) + 1$ | Ts |
| T5 | GLCD_HSYNC pulse width | 1 | $HWIDTH + 1$ | Ts |
| T6 | End of GLCD_HSYNC to beginning to GLCD_OE | 3 | $HWAIT2 + 3$ | Ts |
| T7 | End of GLCD_OE to beginning of GLCD_HSYNC | 1 | $HWAIT1 + 1$ | Ts |

NOTE

- T_s is the GLCD_LSCLK period. GLCD_VSYNC, GLCD_HSYNC, and GLCD_OE can be programmed as active high or active low. In the preceding figure, all 3 signals are active low. GLCD_LSCLK can be programmed to be deactivated during the GLCD_VSYNC pulse or the GLCD_OE deasserted period. In the preceding figure, GLCD_LSCLK is always active.
- XMAX is defined in number of pixels in one line.

**Figure 48. Non-TFT Mode Panel Timing****Table 62. Non-TFT Mode Panel Timing**

| Num | Description | Min. | Max. | Unit |
|-----|--------------------------------|------|----------------------|------|
| T1 | GLCD_HSYNC to GLCD_VSYNC delay | 2 | HWAIT2 + 2 | Tpix |
| T2 | GLCD_HSYNC pulse width | 1 | HWIDTH + 1 | Tpix |
| T3 | GLCD_VSYNC to GLCD_LSCLK | — | $0 \leq T3 \leq T_s$ | — |
| T4 | GLCD_LSCLK to GLCD_HSYNC | 1 | HWAIT1 + 1 | Tpix |

NOTE

T_s is the GLCD_LSCLK period while T_{pix} is the pixel clock period. GLCD_VSYNC, GLCD_HSYNC, and GLCD_LSCLK can be programmed as active high or active low. In the preceding figure, all these 3 signals are active high. When it is in CSTN mode or monochrome mode with bus width = 1, $T_3 = T_{pix} = T_s$. When it is in monochrome mode with bus width = 2, 4 and 8, $T_3 = 1, 2$ and $4 T_{pix}$ respectively.

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| 256-pin MAPBGA | 98ASA00346D |

8 Pinout

8.1 Pins with active pull control after reset

The following pins are actively pulled up or down after reset:

Table 63. Pins with active pull control after reset

| Pin | Active pull direction after reset |
|---------|-----------------------------------|
| PTA0 | pulldown |
| PTA1 | pullup |
| PTA3 | pullup |
| PTA4 | pullup |
| RESET_b | pullup |

8.2 K70 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------|------------------|-----------|-----------|------------------|-----------|-------------|--------------|----------|-------------|-------------|--------|
| E2 | PTE0 | ADC1_SE4a | ADC1_SE4a | PTE0 | SPI1_PCS1 | UART1_TX | SDHC0_D1 | GLCD_D0 | I2C1_SDA | RTC_CLKOUT | |
| F2 | PTE1/ LLWU_P0 | ADC1_SE5a | ADC1_SE5a | PTE1/ LLWU_P0 | SPI1_SOUT | UART1_RX | SDHC0_D0 | GLCD_D1 | I2C1_SCL | SPI1_SIN | |
| F3 | PTE2/ LLWU_P1 | ADC1_SE6a | ADC1_SE6a | PTE2/ LLWU_P1 | SPI1_SCK | UART1_CTS_b | SDHC0_DCLK | GLCD_D2 | | | |
| G2 | PTE3 | ADC1_SE7a | ADC1_SE7a | PTE3 | SPI1_SIN | UART1_RTS_b | SDHC0_CMD | GLCD_D3 | | SPI1_SOUT | |
| G7 | VDD | VDD | VDD | | | | | | | | |
| H7 | VDDINT | VDDINT | VDDINT | | | | | | | | |
| H8 | VSS | VSS | VSS | | | | | | | | |
| F1 | PTF17 | DISABLED | | PTF17 | SPI2_SCK | FTM0_CH4 | UART0_RX | GLCD_D13 | | | |
| G1 | PTF18 | DISABLED | | PTF18 | SPI2_SOUT | FTM1_CH0 | UART0_TX | GLCD_D14 | | | |
| G3 | PTE4/ LLWU_P2 | DISABLED | | PTE4/ LLWU_P2 | SPI1_PCS0 | UART3_TX | SDHC0_D3 | GLCD_D4 | | | |
| G4 | PTE5 | DISABLED | | PTE5 | SPI1_PCS2 | UART3_RX | SDHC0_D2 | GLCD_D5 | FTM3_CH0 | | |
| H2 | PTE6 | DISABLED | | PTE6 | SPI1_PCS3 | UART3_CTS_b | I2S0_MCLK | GLCD_D6 | FTM3_CH1 | USB_SOF_OUT | |
| H1 | PTF19 | DISABLED | | PTF19 | SPI2_SIN | FTM1_CH1 | UART5_RX | GLCD_D15 | | | |
| H5 | PTF20 | DISABLED | | PTF20 | SPI2_PCS1 | FTM2_CH0 | UART5_TX | GLCD_D16 | | | |
| H3 | PTE7 | DISABLED | | PTE7 | | UART3_RTS_b | I2S0_RXD0 | GLCD_D7 | FTM3_CH2 | | |
| H4 | PTE8 | ADC2_SE16 | ADC2_SE16 | PTE8 | I2S0_RXD1 | UART5_TX | I2S0_RX_FS | GLCD_D8 | FTM3_CH3 | | |
| J1 | PTE9 | ADC2_SE17 | ADC2_SE17 | PTE9 | I2S0_TXD1 | UART5_RX | I2S0_RX_BCLK | GLCD_D9 | FTM3_CH4 | | |
| J2 | PTE10 | DISABLED | | PTE10 | | UART5_CTS_b | I2S0_TXD0 | GLCD_D10 | FTM3_CH5 | | |
| K1 | PTE11 | ADC3_SE16 | ADC3_SE16 | PTE11 | | UART5_RTS_b | I2S0_TX_FS | GLCD_D11 | FTM3_CH6 | | |
| K3 | PTE12 | ADC3_SE17 | ADC3_SE17 | PTE12 | | | I2S0_TX_BCLK | GLCD_D12 | FTM3_CH7 | | |
| G8 | VDD | VDD | VDD | | | | | | | | |
| H9 | VSS | VSS | VSS | | | | | | | | |
| J3 | PTE16 | ADC0_SE4a | ADC0_SE4a | PTE16 | SPI0_PCS0 | UART2_TX | FTM_CLKIN0 | | FTM0_FLT3 | | |
| K2 | PTE17 | ADC0_SE5a | ADC0_SE5a | PTE17 | SPI0_SCK | UART2_RX | FTM_CLKIN1 | | LPTMR0_ALT3 | | |
| L4 | PTE18 | ADC0_SE6a | ADC0_SE6a | PTE18 | SPI0_SOUT | UART2_CTS_b | I2C0_SDA | | | | |
| M3 | PTE19 | ADC0_SE7a | ADC0_SE7a | PTE19 | SPI0_SIN | UART2_RTS_b | I2C0_SCL | | CMP3_OUT | | |
| L2 | VSS | VSS | VSS | | | | | | | | |
| M1 | USB0_DP | USB0_DP | USB0_DP | | | | | | | | |
| M2 | USB0_DM | USB0_DM | USB0_DM | | | | | | | | |
| L1 | VOUT33 | VOUT33 | VOUT33 | | | | | | | | |

Pinout

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------------|--|--|--|------|------|------|------|------|------|------|--------|
| L3 | VREGIN | VREGIN | VREGIN | | | | | | | | |
| N1 | PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1 | PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1 | PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1 | | | | | | | | |
| N2 | PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1 | PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1 | PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1 | | | | | | | | |
| P1 | PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1 | PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1 | PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1 | | | | | | | | |
| P2 | PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1 | PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1 | PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1 | | | | | | | | |
| R1 | PGA0_DP/ ADC0_DP0/ ADC1_DP3 | PGA0_DP/ ADC0_DP0/ ADC1_DP3 | PGA0_DP/ ADC0_DP0/ ADC1_DP3 | | | | | | | | |
| R2 | PGA0_DM/ ADC0_DM0/ ADC1_DM3 | PGA0_DM/ ADC0_DM0/ ADC1_DM3 | PGA0_DM/ ADC0_DM0/ ADC1_DM3 | | | | | | | | |
| T1 | PGA1_DP/ ADC1_DP0/ ADC0_DP3 | PGA1_DP/ ADC1_DP0/ ADC0_DP3 | PGA1_DP/ ADC1_DP0/ ADC0_DP3 | | | | | | | | |
| T2 | PGA1_DM/ ADC1_DM0/ ADC0_DM3 | PGA1_DM/ ADC1_DM0/ ADC0_DM3 | PGA1_DM/ ADC1_DM0/ ADC0_DM3 | | | | | | | | |
| N5 | VDDA | VDDA | VDDA | | | | | | | | |
| P4 | VREFH | VREFH | VREFH | | | | | | | | |
| M4 | VREFL | VREFL | VREFL | | | | | | | | |
| N4 | VSSA | VSSA | VSSA | | | | | | | | |
| P3 | ADC1_SE16/ CMP2_IN2/ ADC0_SE22 | ADC1_SE16/ CMP2_IN2/ ADC0_SE22 | ADC1_SE16/ CMP2_IN2/ ADC0_SE22 | | | | | | | | |
| N3 | ADC0_SE16/ CMP1_IN2/ ADC0_SE21 | ADC0_SE16/ CMP1_IN2/ ADC0_SE21 | ADC0_SE16/ CMP1_IN2/ ADC0_SE21 | | | | | | | | |
| T3 | VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18 | VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18 | VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18 | | | | | | | | |
| R3 | DAC0_OUT/ CMP1_IN3/ ADC0_SE23 | DAC0_OUT/ CMP1_IN3/ ADC0_SE23 | DAC0_OUT/ CMP1_IN3/ ADC0_SE23 | | | | | | | | |
| R4 | DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23 | DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23 | DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23 | | | | | | | | |

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------------|------------------------------|-----------------------------------|------------------------------|------------------|-------------------------------------|-----------------|--------------------------|----------|------------------|------------------------|----------|
| M5 | TAMPER0/ RTC_ WAKEUP_B | TAMPER0/ RTC_ WAKEUP_B | TAMPER0/ RTC_ WAKEUP_B | | | | | | | | |
| L5 | TAMPER1 | TAMPER1 | TAMPER1 | | | | | | | | |
| L6 | TAMPER2 | TAMPER2 | TAMPER2 | | | | | | | | |
| R5 | TAMPER3 | TAMPER3 | TAMPER3 | | | | | | | | |
| P6 | TAMPER4 | TAMPER4 | TAMPER4 | | | | | | | | |
| R6 | TAMPER5 | TAMPER5 | TAMPER5 | | | | | | | | |
| T6 | XTAL32 | XTAL32 | XTAL32 | | | | | | | | |
| T5 | EXTAL32 | EXTAL32 | EXTAL32 | | | | | | | | |
| P5 | VBAT | VBAT | VBAT | | | | | | | | |
| N6 | TAMPER6 | TAMPER6 | TAMPER6 | | | | | | | | |
| M6 | TAMPER7 | TAMPER7 | TAMPER7 | | | | | | | | |
| G9 | VDD | VDD | VDD | | | | | | | | |
| H10 | VDDINT | VDDINT | VDDINT | | | | | | | | |
| J8 | VSS | VSS | VSS | | | | | | | | |
| P7 | PTE24 | ADC0_SE17/ EXTAL1 | ADC0_SE17/ EXTAL1 | PTE24 | CAN1_TX | UART4_TX | I2S1_TX_FS | GLCD_D13 | EWM_OUT_b | I2S1_RXD1 | |
| R7 | PTE25 | ADC0_SE18/ XTAL1 | ADC0_SE18/ XTAL1 | PTE25 | CAN1_RX | UART4_RX | I2S1_TX_ BCLK | GLCD_D14 | EWM_IN | I2S1_TXD1 | |
| M7 | PTE26 | ADC3_SE5b | ADC3_SE5b | PTE26 | ENET_1588_ CLKIN | UART4_CTS_ b | I2S1_TXD0 | GLCD_D15 | RTC_ CLKOUT | USB_CLKIN | |
| K7 | PTE27 | ADC3_SE4b | ADC3_SE4b | PTE27 | | UART4_RTS_ b | I2S1_MCLK | GLCD_D16 | | | |
| L7 | PTE28 | ADC3_SE7a | ADC3_SE7a | PTE28 | | | | GLCD_D17 | | | |
| T7 | PTA0 | JTAG_TCLK/ SWD_CLK/ EZP_CLK | TSIO_CH1 | PTA0 | UART0_CTS_ b/ UART0_COL_ b | FTM0_CH5 | | | | JTAG_TCLK/ SWD_CLK | EZP_CLK |
| N8 | PTA1 | JTAG_TDI/ EZP_DI | TSIO_CH2 | PTA1 | UART0_RX | FTM0_CH6 | | | | JTAG_TDI | EZP_DI |
| T8 | PTA2 | JTAG_TDO/ TRACE_SWO/ EZP_DO | TSIO_CH3 | PTA2 | UART0_TX | FTM0_CH7 | | | | JTAG_TDO/ TRACE_SWO | EZP_DO |
| P8 | PTA3 | JTAG_TMS/ SWD_DIO | TSIO_CH4 | PTA3 | UART0_RTS_ b | FTM0_CH0 | | | | JTAG_TMS/ SWD_DIO | |
| R8 | PTA4/ LLWU_P3 | NMI_b/ EZP_CS_b | TSIO_CH5 | PTA4/ LLWU_P3 | | FTM0_CH1 | | | | NMI_b | EZP_CS_b |
| T12 | PTA5 | DISABLED | | PTA5 | USB_CLKIN | FTM0_CH2 | RMIIO_RXER/ MII0_RXER | CMP2_OUT | I2S0_TX_ BCLK | JTAG_TRST_ b | |
| G10 | VDD | VDD | VDD | | | | | | | | |
| J9 | VSS | VSS | VSS | | | | | | | | |
| P9 | PTF21 | ADC3_SE6b | ADC3_SE6b | PTF21 | | FTM2_CH1 | UART5_RTS_ b | | | GLCD_D17 | |

Pinout

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------------|-------------------|-----------|-----------|-------------------|------------|-----------------------------|----------------------------|--------|--------------|--------------|--------|
| N9 | PTF22 | ADC3_SE7b | ADC3_SE7b | PTF22 | I2C0_SCL | FTM1_CH0 | UART5_CTS_b | | | GLCD_D18 | |
| R12 | PTA6 | ADC3_SE6a | ADC3_SE6a | PTA6 | ULPI_CLK | FTM0_CH3 | I2S1_RXD0 | CLKOUT | | TRACE_CLKOUT | |
| P12 | PTA7 | ADC0_SE10 | ADC0_SE10 | PTA7 | ULPI_DIR | FTM0_CH4 | I2S1_RX_BCLK | | | TRACE_D3 | |
| N12 | PTA8 | ADC0_SE11 | ADC0_SE11 | PTA8 | ULPI_NXT | FTM1_CH0 | I2S1_RX_FS | | FTM1_QD_PHA | TRACE_D2 | |
| T13 | PTA9 | ADC3_SE5a | ADC3_SE5a | PTA9 | ULPI_STP | FTM1_CH1 | MII0_RXD3 | | FTM1_QD_PHB | TRACE_D1 | |
| P13 | PTA10 | ADC3_SE4a | ADC3_SE4a | PTA10 | ULPI_DATA0 | FTM2_CH0 | MII0_RXD2 | | FTM2_QD_PHA | TRACE_D0 | |
| R13 | PTA11 | ADC3_SE15 | ADC3_SE15 | PTA11 | ULPI_DATA1 | FTM2_CH1 | MII0_RXCLK | | FTM2_QD_PHB | | |
| M10 | PTA12 | CMP2_IN0 | CMP2_IN0 | PTA12 | CAN0_TX | FTM1_CH0 | RMII0_RXD1/ MII0_RXD1 | | I2S0_TXD0 | FTM1_QD_PHA | |
| N10 | PTA13/ LLWU_P4 | CMP2_IN1 | CMP2_IN1 | PTA13/ LLWU_P4 | CAN0_RX | FTM1_CH1 | RMII0_RXD0/ MII0_RXD0 | | I2S0_TX_FS | FTM1_QD_PHB | |
| R11 | PTA14 | CMP3_IN0 | CMP3_IN0 | PTA14 | SPI0_PCS0 | UART0_TX | RMII0_CRS_DV/ MII0_RXDV | | I2S0_RX_BCLK | I2S0_TXD1 | |
| P11 | PTA15 | CMP3_IN1 | CMP3_IN1 | PTA15 | SPI0_SCK | UART0_RX | RMII0_TXEN/ MII0_TXEN | | I2S0_RXD0 | | |
| T14 | VSS | VSS | VSS | | | | | | | | |
| N11 | PTA16 | CMP3_IN2 | CMP3_IN2 | PTA16 | SPI0_SOUT | UART0_CTS_b/ UART0_COL_b | RMII0_TXD0/ MII0_TXD0 | | I2S0_RX_FS | I2S0_RXD1 | |
| T11 | PTA17 | ADC1_SE17 | ADC1_SE17 | PTA17 | SPI0_SIN | UART0_RTS_b | RMII0_TXD1/ MII0_TXD1 | | I2S0_MCLK | | |
| P10 | PTF23 | ADC3_SE10 | ADC3_SE10 | PTF23 | I2C0_SDA | FTM1_CH1 | | | TRACE_CLKOUT | GLCD_D19 | |
| R10 | PTF24 | ADC3_SE11 | ADC3_SE11 | PTF24 | CAN1_RX | FTM1_QD_PHA | | | TRACE_D3 | GLCD_D20 | |
| R9 | PTF25 | ADC3_SE12 | ADC3_SE12 | PTF25 | CAN1_TX | FTM1_QD_PHB | | | TRACE_D2 | GLCD_D21 | |
| T9 | PTF26 | ADC3_SE13 | ADC3_SE13 | PTF26 | | FTM2_QD_PHA | | | TRACE_D1 | GLCD_D22 | |
| T10 | PTF27 | ADC3_SE14 | ADC3_SE14 | PTF27 | | FTM2_QD_PHB | | | TRACE_D0 | GLCD_D23 | |
| J7 | VDD | VDD | VDD | | | | | | | | |
| K8 | VSS | VSS | VSS | | | | | | | | |
| T15 | PTA18 | EXTAL0 | EXTAL0 | PTA18 | | FTM0_FLT2 | FTM_CLKIN0 | | | | |
| T16 | PTA19 | XTAL0 | XTAL0 | PTA19 | | FTM1_FLT0 | FTM_CLKIN1 | | LPTMR0_ALT1 | | |
| R16 | RESET_b | RESET_b | RESET_b | | | | | | | | |
| N13 | PTA24 | CMP3_IN4 | CMP3_IN4 | PTA24 | ULPI_DATA2 | | MII0_TXD2 | | FB_A29 | | |

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------|------------------|--|--|------------------|---------------|-----------------------------|--------------------------|--------------|-------------|-----------|--------|
| R14 | PTA25 | CMP3_IN5 | CMP3_IN5 | PTA25 | ULPI_DATA3 | | MII0_TXCLK | | FB_A28 | | |
| M13 | PTA26 | ADC2_SE15 | ADC2_SE15 | PTA26 | ULPI_DATA4 | | MII0_TXD3 | | FB_A27 | | |
| R15 | PTA27 | ADC2_SE14 | ADC2_SE14 | PTA27 | ULPI_DATA5 | | MII0_CRS | | FB_A26 | | |
| P14 | PTA28 | ADC2_SE13 | ADC2_SE13 | PTA28 | ULPI_DATA6 | | MII0_TXER | | FB_A25 | | |
| N14 | PTA29 | ADC2_SE12 | ADC2_SE12 | PTA29 | ULPI_DATA7 | | MII0_COL | | FB_A24 | | |
| P16 | PTF0 | ADC2_SE11 | ADC2_SE11 | PTF0 | CAN0_TX | FTM3_CH0 | | I2S1_RXD1 | | GLCD_PCLK | |
| L13 | PTF1 | ADC2_SE10 | ADC2_SE10 | PTF1 | CAN0_RX | FTM3_CH1 | | I2S1_RX_BCLK | | GLCD_DE | |
| M12 | PTB0/ LLWU_P5 | ADC0_SE8/ ADC1_SE8/ ADC2_SE8/ ADC3_SE8/ TSI0_CH0 | ADC0_SE8/ ADC1_SE8/ ADC2_SE8/ ADC3_SE8/ TSI0_CH0 | PTB0/ LLWU_P5 | I2C0_SCL | FTM1_CH0 | RMII0_MDIO/ MII0_MDIO | | FTM1_QD_PHA | | |
| M11 | PTB1 | ADC0_SE9/ ADC1_SE9/ ADC2_SE9/ ADC3_SE9/ TSI0_CH6 | ADC0_SE9/ ADC1_SE9/ ADC2_SE9/ ADC3_SE9/ TSI0_CH6 | PTB1 | I2C0_SDA | FTM1_CH1 | RMII0_MDC/ MII0_MDC | | FTM1_QD_PHB | | |
| P15 | PTB2 | ADC0_SE12/ TSI0_CH7 | ADC0_SE12/ TSI0_CH7 | PTB2 | I2C0_SCL | UART0_RTS_b | ENET0_1588_TMR0 | | FTM0_FLT3 | | |
| M14 | PTB3 | ADC0_SE13/ TSI0_CH8 | ADC0_SE13/ TSI0_CH8 | PTB3 | I2C0_SDA | UART0_CTS_b/ UART0_COL_b | ENET0_1588_TMR1 | | FTM0_FLT0 | | |
| N15 | PTB4 | ADC1_SE10 | ADC1_SE10 | PTB4 | GLCD_CONTRAST | | ENET0_1588_TMR2 | | FTM1_FLT0 | | |
| M15 | PTB5 | ADC1_SE11 | ADC1_SE11 | PTB5 | | | ENET0_1588_TMR3 | | FTM2_FLT0 | | |
| L14 | PTB6 | ADC1_SE12 | ADC1_SE12 | PTB6 | | | | FB_AD23 | | | |
| L15 | PTB7 | ADC1_SE13 | ADC1_SE13 | PTB7 | | | | FB_AD22 | | | |
| K14 | PTB8 | DISABLED | | PTB8 | | UART3_RTS_b | | FB_AD21 | | | |
| K15 | PTB9 | DISABLED | | PTB9 | SPI1_PCS1 | UART3_CTS_b | | FB_AD20 | | | |
| J13 | PTB10 | ADC1_SE14 | ADC1_SE14 | PTB10 | SPI1_PCS0 | UART3_RX | I2S1_TX_BCLK | FB_AD19 | FTM0_FLT1 | | |
| J14 | PTB11 | ADC1_SE15 | ADC1_SE15 | PTB11 | SPI1_SCK | UART3_TX | I2S1_TX_FS | FB_AD18 | FTM0_FLT2 | | |
| K9 | VSS | VSS | VSS | | | | | | | | |
| J10 | VDD | VDD | VDD | | | | | | | | |
| N16 | PTF2 | ADC2_SE6a | ADC2_SE6a | PTF2 | I2C1_SCL | FTM3_CH2 | | I2S1_RX_FS | | GLCD_HFS | |
| M16 | PTF3 | ADC2_SE7a | ADC2_SE7a | PTF3 | I2C1_SDA | FTM3_CH3 | | I2S1_RXD0 | | GLCD_VFS | |
| L16 | PTF4 | ADC2_SE4b | ADC2_SE4b | PTF4 | | FTM3_CH4 | | I2S1_TXD0 | | GLCD_D0 | |
| J15 | PTB16 | TSI0_CH9 | TSI0_CH9 | PTB16 | SPI1_SOUT | UART0_RX | I2S1_TXD0 | FB_AD17 | EWM_IN | | |
| H13 | PTB17 | TSI0_CH10 | TSI0_CH10 | PTB17 | SPI1_SIN | UART0_TX | I2S1_TXD1 | FB_AD16 | EWM_OUT_b | | |
| H14 | PTB18 | TSI0_CH11 | TSI0_CH11 | PTB18 | CAN0_TX | FTM2_CH0 | I2S0_TX_BCLK | FB_AD15 | FTM2_QD_PHA | | |

Pinout

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------|----------------|------------------------------|------------------------------|----------------|-----------|-------------|--------------|--------------------|--------------|--------------|--------|
| K16 | PTF5 | ADC2_SE5b | ADC2_SE5b | PTF5 | | FTM3_CH5 | | I2S1_TX_FS | | GLCD_D1 | |
| J16 | PTF6 | ADC2_SE6b | ADC2_SE6b | PTF6 | | FTM3_CH6 | | I2S1_TX_BCLK | | GLCD_D2 | |
| H15 | PTB19 | TSI0_CH12 | TSI0_CH12 | PTB19 | CAN0_RX | FTM2_CH1 | I2S0_TX_FS | FB_OE_b | FTM2_QD_PHB | | |
| G13 | PTB20 | ADC2_SE4a | ADC2_SE4a | PTB20 | SPI2_PCS0 | | | FB_AD31/NFC_DATA15 | CMP0_OUT | | |
| G14 | PTB21 | ADC2_SE5a | ADC2_SE5a | PTB21 | SPI2_SCK | | | FB_AD30/NFC_DATA14 | CMP1_OUT | | |
| G15 | PTB22 | DISABLED | | PTB22 | SPI2_SOUT | | | FB_AD29/NFC_DATA13 | CMP2_OUT | | |
| H16 | PTB23 | DISABLED | | PTB23 | SPI2_SIN | SPI0_PCS5 | | FB_AD28/NFC_DATA12 | CMP3_OUT | | |
| G16 | PTC0 | ADC0_SE14/TSI0_CH13 | ADC0_SE14/TSI0_CH13 | PTC0 | SPI0_PCS4 | PDB0_EXTRG | | FB_AD14/NFC_DATA11 | I2S0_TXD1 | | |
| F13 | PTC1/LLWU_P6 | ADC0_SE15/TSI0_CH14 | ADC0_SE15/TSI0_CH14 | PTC1/LLWU_P6 | SPI0_PCS3 | UART1_RTS_b | FTM0_CH0 | FB_AD13/NFC_DATA10 | I2S0_TXD0 | | |
| F14 | PTC2 | ADC0_SE4b/CMP1_IN0/TSI0_CH15 | ADC0_SE4b/CMP1_IN0/TSI0_CH15 | PTC2 | SPI0_PCS2 | UART1_CTS_b | FTM0_CH1 | FB_AD12/NFC_DATA9 | I2S0_TX_FS | | |
| E13 | PTC3/LLWU_P7 | CMP1_IN1 | CMP1_IN1 | PTC3/LLWU_P7 | SPI0_PCS1 | UART1_RX | FTM0_CH2 | CLKOUT | I2S0_TX_BCLK | | |
| F15 | PTF7 | ADC2_SE7b | ADC2_SE7b | PTF7 | | FTM3_CH7 | UART3_RX | I2S1_TXD1 | | GLCD_D3 | |
| L9 | VSS | VSS | VSS | | | | | | | | |
| K10 | VDD | VDD | VDD | | | | | | | | |
| F16 | PTF8 | DISABLED | | PTF8 | | FTM3_FLT0 | UART3_TX | I2S1_MCLK | | GLCD_D4 | |
| E14 | PTC4/LLWU_P8 | DISABLED | | PTC4/LLWU_P8 | SPI0_PCS0 | UART1_TX | FTM0_CH3 | FB_AD11/NFC_DATA8 | CMP1_OUT | I2S1_TX_BCLK | |
| E15 | PTC5/LLWU_P9 | DISABLED | | PTC5/LLWU_P9 | SPI0_SCK | LPTMR0_ALT2 | I2S0_RXD0 | FB_AD10/NFC_DATA7 | CMP0_OUT | I2S1_TX_FS | |
| F12 | PTC6/LLWU_P10 | CMP0_IN0 | CMP0_IN0 | PTC6/LLWU_P10 | SPI0_SOUT | PDB0_EXTRG | I2S0_RX_BCLK | FB_AD9/NFC_DATA6 | I2S0_MCLK | | |
| G12 | PTC7 | CMP0_IN1 | CMP0_IN1 | PTC7 | SPI0_SIN | USB_SOF_OUT | I2S0_RX_FS | FB_AD8/NFC_DATA5 | | | |
| H12 | PTC8 | ADC1_SE4b/CMP0_IN2 | ADC1_SE4b/CMP0_IN2 | PTC8 | | FTM3_CH4 | I2S0_MCLK | FB_AD7/NFC_DATA4 | | | |
| F11 | PTC9 | ADC1_SE5b/CMP0_IN3 | ADC1_SE5b/CMP0_IN3 | PTC9 | | FTM3_CH5 | I2S0_RX_BCLK | FB_AD6/NFC_DATA3 | FTM2_FLT0 | | |
| G11 | PTC10 | ADC1_SE6b | ADC1_SE6b | PTC10 | I2C1_SCL | FTM3_CH6 | I2S0_RX_FS | FB_AD5/NFC_DATA2 | I2S1_MCLK | | |
| H11 | PTC11/LLWU_P11 | ADC1_SE7b | ADC1_SE7b | PTC11/LLWU_P11 | I2C1_SDA | FTM3_CH7 | I2S0_RXD1 | FB_RW_b/NFC_WE | | | |
| J12 | PTC12 | DISABLED | | PTC12 | | UART4_RTS_b | | FB_AD27 | FTM3_FLT0 | | |
| K13 | PTC13 | DISABLED | | PTC13 | | UART4_CTS_b | | FB_AD26 | | | |

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------------|-------------------|-----------|-----------|-------------------|-----------|-----------------------------|-----------------|--|--------------|----------|--------|
| J11 | PTC14 | DISABLED | | PTC14 | | UART4_RX | | FB_AD25 | | | |
| K12 | PTF9 | CMP2_IN4 | CMP2_IN4 | PTF9 | | | UART3_RTS_b | | | GLCD_D5 | |
| L12 | PTF10 | CMP2_IN5 | CMP2_IN5 | PTF10 | | | UART3_CTS_b | | | GLCD_D6 | |
| F10 | PTC15 | DISABLED | | PTC15 | | UART4_TX | | FB_AD24 | | | |
| N7 | VSS | VSS | VSS | | | | | | | | |
| L10 | VDD | VDD | VDD | | | | | | | | |
| K11 | PTF11 | DISABLED | | PTF11 | | | UART2_RTS_b | | | GLCD_D7 | |
| L11 | PTF12 | DISABLED | | PTF12 | | | UART2_CTS_b | | | GLCD_D8 | |
| F9 | PTC16 | DISABLED | | PTC16 | CAN1_RX | UART3_RX | ENET0_1588_TMR0 | FB_CS5_b/ FB_TSIZ1/ FB_BE23_16_b | NFC_RB | | |
| E9 | PTC17 | DISABLED | | PTC17 | CAN1_TX | UART3_TX | ENET0_1588_TMR1 | FB_CS4_b/ FB_TSIZ0/ FB_BE31_24_b | NFC_CE0_b | | |
| M9 | PTC18 | DISABLED | | PTC18 | | UART3_RTS_b | ENET0_1588_TMR2 | FB_TBST_b/ FB_CS2_b/ FB_BE15_8_b | NFC_CE1_b | | |
| M8 | PTC19 | DISABLED | | PTC19 | | UART3_CTS_b | ENET0_1588_TMR3 | FB_CS3_b/ FB_BE7_0_b | FB_TA_b | | |
| L8 | PTD0/ LLWU_P12 | DISABLED | | PTD0/ LLWU_P12 | SPI0_PCS0 | UART2_RTS_b | FTM3_CH0 | FB_ALE/ FB_CS1_b/ FB_TS_b | I2S1_RXD1 | | |
| F8 | PTD1 | ADC0_SE5b | ADC0_SE5b | PTD1 | SPI0_SCK | UART2_CTS_b | FTM3_CH1 | FB_CS0_b | I2S1_RXD0 | | |
| K6 | PTD2/ LLWU_P13 | DISABLED | | PTD2/ LLWU_P13 | SPI0_SOUT | UART2_RX | FTM3_CH2 | FB_AD4 | I2S1_RX_FS | | |
| J6 | PTD3 | DISABLED | | PTD3 | SPI0_SIN | UART2_TX | FTM3_CH3 | FB_AD3 | I2S1_RX_BCLK | | |
| K5 | PTD4/ LLWU_P14 | DISABLED | | PTD4/ LLWU_P14 | SPI0_PCS1 | UART0_RTS_b | FTM0_CH4 | FB_AD2/ NFC_DATA1 | EWM_IN | | |
| J5 | PTD5 | ADC0_SE6b | ADC0_SE6b | PTD5 | SPI0_PCS2 | UART0_CTS_b/ UART0_COL_b | FTM0_CH5 | FB_AD1/ NFC_DATA0 | EWM_OUT_b | | |
| K4 | PTD6/ LLWU_P15 | ADC0_SE7b | ADC0_SE7b | PTD6/ LLWU_P15 | SPI0_PCS3 | UART0_RX | FTM0_CH6 | FB_AD0 | FTM0_FLT0 | | |
| H6 | PTF13 | DISABLED | | PTF13 | | | UART2_RX | | | GLCD_D9 | |
| G6 | PTF14 | DISABLED | | PTF14 | | | UART2_TX | | | GLCD_D10 | |
| T4 | VSS | VSS | VSS | | | | | | | | |
| E7 | PTD7 | DISABLED | | PTD7 | CMT_IRO | UART0_TX | FTM0_CH7 | | FTM0_FLT1 | | |

Pinout

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------------|----------|----------|------|----------|-----------|-----------------|-------------------------------------|----------|--------------------|-------------------|--------|
| J4 | PTD8 | DISABLED | | PTD8 | I2C0_SCL | UART5_RX | | | FB_A16/ NFC_CLE | | |
| F7 | PTD9 | DISABLED | | PTD9 | I2C0_SDA | UART5_TX | | | FB_A17/ NFC_ALE | | |
| E6 | PTD10 | DISABLED | | PTD10 | | UART5_RTS_ b | | | FB_A18/ NFC_RE | | |
| G5 | PTD11 | DISABLED | | PTD11 | SPI2_PCS0 | UART5_CTS_ b | SDHC0_ CLKIN | | FB_A19 | GLCD_ CONTRAST | |
| F5 | PTD12 | DISABLED | | PTD12 | SPI2_SCK | FTM3_FLT0 | SDHC0_D4 | | FB_A20 | GLCD_PCLK | |
| F4 | PTD13 | DISABLED | | PTD13 | SPI2_SOUT | | SDHC0_D5 | | FB_A21 | GLCD_DE | |
| E5 | PTD14 | DISABLED | | PTD14 | SPI2_SIN | | SDHC0_D6 | | FB_A22 | GLCD_HFS | |
| E4 | PTD15 | DISABLED | | PTD15 | SPI2_PCS1 | | SDHC0_D7 | | FB_A23 | GLCD_VFS | |
| F6 | PTF15 | DISABLED | | PTF15 | | | UART0_RTS_ b | | | GLCD_D11 | |
| E1 | PTF16 | DISABLED | | PTF16 | SPI2_PCS0 | FTM0_CH3 | UART0_CTS_ b/ UART0_COL_ b | GLCD_D12 | | | |
| B1 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |
| A1 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| D3 | DDR_DQS1 | DISABLED | | DDR_DQS1 | | | | | | | |
| D1 | DDR_DQ8 | DISABLED | | DDR_DQ8 | | | | | | | |
| C1 | DDR_DQ9 | DISABLED | | DDR_DQ9 | | | | | | | |
| B5 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |
| A5 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| D5 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| C2 | DDR_DQ10 | DISABLED | | DDR_DQ10 | | | | | | | |
| B2 | DDR_DQ11 | DISABLED | | DDR_DQ11 | | | | | | | |
| C3 | DDR_DQ12 | DISABLED | | DDR_DQ12 | | | | | | | |
| B8 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |
| A12 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| C4 | DDR_DQ13 | DISABLED | | DDR_DQ13 | | | | | | | |
| B3 | DDR_DQ14 | DISABLED | | DDR_DQ14 | | | | | | | |
| A2 | DDR_DQ15 | DISABLED | | DDR_DQ15 | | | | | | | |
| A3 | DDR_DM1 | DISABLED | | DDR_DM1 | | | | | | | |
| E8 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| B12 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |
| A16 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| C6 | DDR_VREF | DDR_VREF | | DDR_VREF | | | | | | | |
| C5 | DDR_DQ0 | DISABLED | | DDR_DQ0 | | | | | | | |
| B4 | DDR_DQ1 | DISABLED | | DDR_DQ1 | | | | | | | |
| A4 | DDR_DQ2 | DISABLED | | DDR_DQ2 | | | | | | | |
| C16 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------------|----------|----------|------|----------|------|------|------|------|------|------|--------|
| C7 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| B6 | DDR_DQ3 | DISABLED | | DDR_DQ3 | | | | | | | |
| D6 | DDR_DQ4 | DISABLED | | DDR_DQ4 | | | | | | | |
| A6 | DDR_DQ5 | DISABLED | | DDR_DQ5 | | | | | | | |
| A7 | DDR_ODT | DISABLED | | DDR_ODT | | | | | | | |
| E11 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| D2 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |
| C9 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| B7 | DDR_DQ6 | DISABLED | | DDR_DQ6 | | | | | | | |
| A8 | DDR_DQ7 | DISABLED | | DDR_DQ7 | | | | | | | |
| C8 | DDR_DQS0 | DISABLED | | DDR_DQS0 | | | | | | | |
| D9 | DDR_DM0 | DISABLED | | DDR_DM0 | | | | | | | |
| D4 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |
| C14 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| A9 | DDR_BA0 | DISABLED | | DDR_BA0 | | | | | | | |
| B10 | DDR_BA1 | DISABLED | | DDR_BA1 | | | | | | | |
| B9 | DDR_BA2 | DISABLED | | DDR_BA2 | | | | | | | |
| A10 | DDR_CKB | DISABLED | | DDR_CKB | | | | | | | |
| A11 | DDR_CK | DISABLED | | DDR_CK | | | | | | | |
| D7 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |
| D8 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| D10 | DDR_A0 | DISABLED | | DDR_A0 | | | | | | | |
| C11 | DDR_A1 | DISABLED | | DDR_A1 | | | | | | | |
| B11 | DDR_A2 | DISABLED | | DDR_A2 | | | | | | | |
| C12 | DDR_A3 | DISABLED | | DDR_A3 | | | | | | | |
| E10 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |
| D12 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| C10 | DDR_A4 | DISABLED | | DDR_A4 | | | | | | | |
| A13 | DDR_A5 | DISABLED | | DDR_A5 | | | | | | | |
| A14 | DDR_A6 | DISABLED | | DDR_A6 | | | | | | | |
| D11 | DDR_A7 | DISABLED | | DDR_A7 | | | | | | | |
| A15 | DDR_A8 | DISABLED | | DDR_A8 | | | | | | | |
| E12 | DDR_VDD | DDR_VDD | | DDR_VDD | | | | | | | |
| E3 | DDR_VSS | DDR_VSS | | DDR_VSS | | | | | | | |
| B16 | DDR_CKE | DISABLED | | DDR_CKE | | | | | | | |
| B15 | DDR_A9 | DISABLED | | DDR_A9 | | | | | | | |
| B13 | DDR_A10 | DISABLED | | DDR_A10 | | | | | | | |
| B14 | DDR_A11 | DISABLED | | DDR_A11 | | | | | | | |
| C15 | DDR_A12 | DISABLED | | DDR_A12 | | | | | | | |
| D16 | DDR_A13 | DISABLED | | DDR_A13 | | | | | | | |

Pinout

| 256 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------------|-----------|----------|------|-----------|------|------|------|------|------|------|--------|
| D15 | DDR_A14 | DISABLED | | DDR_A14 | | | | | | | |
| E16 | DDR_RAS_B | DISABLED | | DDR_RAS_B | | | | | | | |
| C13 | DDR_CAS_B | DISABLED | | DDR_CAS_B | | | | | | | |
| D14 | DDR_CS_B | DISABLED | | DDR_CS_B | | | | | | | |
| D13 | DDR_WE_B | DISABLED | | DDR_WE_B | | | | | | | |

8.3 K70 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|---|--|--|--|-------------------|-----------------------------|-------------------|---------|-------------------|---------|-------------------|--------------------|-------------------|------------------|------------------|------------------|-----------|---|
| A | DDR_VSS | DDR_DQ15 | DDR_DM1 | DDR_DQ2 | DDR_VSS | DDR_DQ5 | DDR_ODT | DDR_DQ7 | DDR_BA0 | DDR_CKB | DDR_CK | DDR_VSS | DDR_A5 | DDR_A6 | DDR_A8 | DDR_VSS | A |
| B | DDR_VDD | DDR_DQ11 | DDR_DQ14 | DDR_DQ1 | DDR_VDD | DDR_DQ3 | DDR_DQ6 | DDR_VDD | DDR_BA2 | DDR_BA1 | DDR_A2 | DDR_VDD | DDR_A10 | DDR_A11 | DDR_A9 | DDR_CKE | B |
| C | DDR_DQ9 | DDR_DQ10 | DDR_DQ12 | DDR_DQ13 | DDR_DQ0 | DDR_VREF | DDR_VSS | DDR_DQS0 | DDR_VSS | DDR_A4 | DDR_A1 | DDR_A3 | DDR_CAS_E | DDR_VSS | DDR_A12 | DDR_VDD | C |
| D | DDR_DQ8 | DDR_VDD | DDR_DQS1 | DDR_VDD | DDR_VSS | DDR_DQ4 | DDR_VDD | DDR_VSS | DDR_DM0 | DDR_A0 | DDR_A7 | DDR_VSS | DDR_WE_B | DDR_CS_B | DDR_A14 | DDR_A13 | D |
| E | PTF16 | PTE0 | DDR_VSS | PTD15 | PTD14 | PTD10 | PTD7 | DDR_VSS | PTC17 | DDR_VDD | DDR_VSS | DDR_VDD | PTC3/ LLWU_P7 | PTC4/ LLWU_P8 | PTC5/ LLWU_P9 | DDR_RAS_E | E |
| F | PTF17 | PTE1/ LLWU_P0 | PTE2/ LLWU_P1 | PTD13 | PTD12 | PTF15 | PTD9 | PTD1 | PTC16 | PTC15 | PTC9 | PTC6/ LLWU_P10 | PTC1/ LLWU_P6 | PTC2 | PTF7 | PTF8 | F |
| G | PTF18 | PTE3 | PTE4/ LLWU_P2 | PTE5 | PTD11 | PTF14 | VDD | VDD | VDD | VDD | PTC10 | PTC7 | PTB20 | PTB21 | PTB22 | PTC0 | G |
| H | PTF19 | PTE6 | PTE7 | PTE8 | PTF20 | PTF13 | VDDINT | VSS | VSS | VDDINT | PTC11/ LLWU_P11 | PTC8 | PTB17 | PTB18 | PTB19 | PTB23 | H |
| J | PTE9 | PTE10 | PTE16 | PTD8 | PTD5 | PTD3 | VDD | VSS | VSS | VDD | PTC14 | PTC12 | PTB10 | PTB11 | PTB16 | PTF6 | J |
| K | PTE11 | PTE17 | PTE12 | PTD6/ LLWU_P15 | PTD4/ LLWU_P14 | PTD2/ LLWU_P13 | PTE27 | VSS | VSS | VDD | PTF11 | PTF9 | PTC13 | PTB8 | PTB9 | PTF5 | K |
| L | VOUT33 | VSS | VREGIN | PTE18 | TAMPER1 | TAMPER2 | PTE28 | PTD0/ LLWU_P12 | VSS | VDD | PTF12 | PTF10 | PTF1 | PTB6 | PTB7 | PTF4 | L |
| M | USB0_DP | USB0_DM | PTE19 | VREFL | TAMPER0/ RTC WAKEUP_B | TAMPER7 | PTE26 | PTC19 | PTC18 | PTA12 | PTB1 | PTB0/ LLWU_P5 | PTA26 | PTB3 | PTB5 | PTF3 | M |
| N | PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1 | PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1 | ADC0_SE16/ CMP1_IN2/ ADC0_SE21 | VSSA | VDDA | TAMPER6 | VSS | PTA1 | PTF22 | PTA13/ LLWU_P4 | PTA16 | PTA8 | PTA24 | PTA29 | PTB4 | PTF2 | N |
| P | PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1 | PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1 | ADC1_SE16/ CMP2_IN2/ ADC0_SE22 | VREFH | VBAT | TAMPER4 | PTE24 | PTA3 | PTF21 | PTF23 | PTA15 | PTA7 | PTA10 | PTA28 | PTB2 | PTF0 | P |
| R | PGA0_DP/ ADC0_DP0/ ADC1_DP3 | PGA0_DM/ ADC0_DM0/ ADC1_DM3 | DAC0_OUT/ CMP1_IN3/ CMP2_IN3/ ADC1_SE23 | | TAMPER3 | TAMPER5 | PTE25 | PTA4/ LLWU_P3 | PTF25 | PTF24 | PTA14 | PTA6 | PTA11 | PTA25 | PTA27 | RESET_b | R |
| T | PGA1_DP/ ADC1_DP0/ ADC0_DP3 | PGA1_DM/ ADC1_DM0/ ADC0_DM3 | VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18 | VSS | EXTAL32 | XTAL32 | PTA0 | PTA2 | PTF26 | PTF27 | PTA17 | PTA5 | PTA9 | VSS | PTA18 | PTA19 | T |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |

Figure 49. K70 256 MAPBGA Pinout Diagram

9 Revision History

The following table provides a revision history for this document.

Table 64. Revision History

| Rev. No. | Date | Substantial Changes |
|----------|---------|--|
| 3 | 3/2012 | Initial public release |
| 4 | 10/2012 | Replaced TBDs throughout. |
| 5 | 10/2013 | <p>Changes for 4N96B mask set:</p> <ul style="list-style-type: none"> • Min VDD operating requirement specification updated to support operation down to 1.71V. <p>New specifications:</p> <ul style="list-style-type: none"> • Updated Vdd_dds min specification. • Added Vodpu specification. • Removed loz, loz_dds, and loz_tamper Hi-Z leakage specifications. They have been replaced by new lina, lind, and Zind specifications. • Fpll_ref_acc specification has been added. • I²C module was previously covered by the general switching specifications. To provide more detail on I²C operation a dedicated Inter-Integrated Circuit Interface (I²C) timing section has been added. <p>Modified specifications:</p> <ul style="list-style-type: none"> • Vref_dds max spec has been updated. • Tpor spec has been split into two specifications based on VDD slew rate. • Trd1allx and Trd1alln max have been updated. • 16-bit ADC Temp sensor slope and Temp sensor voltage (Vtemp25) have been modified. The typical values that were listed previously have been updated, and min and max specifications have been added. <p>Corrections:</p> <ul style="list-style-type: none"> • Some versions of the datasheets listed incorrect clock mode information in the "Diagram: Typical IDD_RUN operating behavior section." These errors have been corrected. • Fintf_ft specification was previously shown as a max value. It has been corrected to be shown as a typical value as originally intended. • Corrected DDR write and read timing diagrams to show the correct location of the Tcmv specification. • SDHC peripheral 50MHz high speed mode options were left out of the last datasheet. These have been added to the SDHC specifications section. |
| 6 | 09/2015 | <ul style="list-style-type: none"> • Updated Power Sequencing section • Added footnote to ambient temperature specification of Thermal Operating requirements • Updated the data and DQS waveforms in DDR read timing diagram • Removed "USB HS/LS/FS on-the-go controller with on-chip high speed transceiver" from features section • Updated Terminology and guidelines section • Updated the footnotes and the values of Power consumption operating behaviors table • Added Notes in USB electrical specification section • Updated I2C timing table |
| 7 | 02/2018 | <ul style="list-style-type: none"> • Updated maximum SDHC frequency in SDHC specifications • Added MDIO serial management timing specifications section in Ethernet Switching Specifications |



How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, the Energy Efficient Solutions logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2012–2018 NXP B.V.

Document Number K70P256M120SF3
Revision 7, 02/2018



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP:](#)

[PK70FN1M0VMJ12](#) [PK70FX512VMJ12](#) [MK70FX512VMJ12](#) [MK70FN1M0VMJ12](#) [MK70FN1M0VMJ12R](#)

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View MK70FN1M0VMJ12R on WIN SOURCE](#)
- ⊖ [NXP / Nexperia Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management