



**THE DATASHEET OF  
BR24H256FVM-5ACTR**



# Serial EEPROM Series for Automotive EEPROM

## 125 °C Operation I<sup>2</sup>C BUS EEPROM

### for Automotive (2-Wire)

#### BR24H256xxx-5AC Series

#### General Description

BR24H256xxx-5AC Series is a 256 Kbit serial EEPROM of I<sup>2</sup>C BUS Interface.


#### Features

- AEC-Q100 Qualified<sup>(Note 1)</sup>
  - Functional Safety Supportive Automotive Products
  - All Controls Available by 2 Ports of Serial Clock (SCL) and Serial Data (SDA)
  - 1.7 V to 5.5 V Wide Limit of Operating Voltage, Possible 1 MHz Operation
  - Page Write Mode 64 Byte
  - Bit Format 32K x 8 bit
  - Low Current Consumption
  - Prevention of Miswriting
    - WP (Write Protect) Function Added
    - Prevention of Miswriting at Low Voltage
  - Noise Filter Built-in SCL / SDA Pin
  - Initial Delivery State FFh
- (Note 1) Grade 1

#### Applications

- Automotive Camera
- Automotive Electronics

#### Typical Application Circuit



\* Connect A0, A1, A2 to VCC or GND.  
These pins have pull-down elements inside the IC.  
If pins are open, they are the same as when they are connected to GND.

Figure 1. Typical Application Circuit

#### Key Specifications

- Write Cycles: 4 Million Times (Ta=25 °C)
- Data Retention: 100 Years (Ta=25 °C)
- Write Cycle Time: 3.5 ms (Max)
- Supply Voltage: 1.7 V to 5.5 V
- Ambient Operating Temperature: -40 °C to +125 °C

#### Packages

Package	W(Typ) x D(Typ) x H(Max)
SOP8	5.00 mm x 6.20 mm x 1.71 mm
SOP-J8	4.90 mm x 6.00 mm x 1.65 mm
TSSOP-B8	3.00 mm x 6.40 mm x 1.20 mm
MSOP8	2.90 mm x 4.00 mm x 0.90 mm
VSON008X2030	2.00 mm x 3.00 mm x 0.60 mm




Figure 2

## Contents

General Description .....	1
Features.....	1
Applications .....	1
Typical Application Circuit .....	1
Key Specifications .....	1
Packages .....	1
Contents .....	2
Pin Configuration .....	3
Pin Description.....	3
Block Diagram .....	3
Absolute Maximum Ratings .....	4
Thermal Resistance .....	4
Operating Conditions .....	5
Input / Output Capacitance .....	5
Input Impedance .....	5
Memory Cell Characteristics .....	6
Electrical Characteristics.....	6
AC Characteristics .....	7
AC Characteristics Condition .....	7
Input / Output Timing .....	8
Typical Performance Curves.....	9
I <sup>2</sup> C BUS Communication.....	18
Write Command .....	19
Read Command.....	20
Method of Reset .....	21
Acknowledge Polling.....	21
WP Valid Timing (Write Cancel).....	22
Command Cancel by Start Condition and Stop Condition .....	22
Application Examples .....	23
Caution on Power-Up Conditions.....	25
Low Voltage Malfunction Prevention Function .....	25
I/O Equivalence Circuits.....	26
Operational Notes .....	27
Ordering Information .....	29
Lineup .....	29
Marking Diagrams.....	30
Physical Dimension and Packing Information .....	31
Revision History.....	36

Pin Configuration




Figure 3-(a). Pin Configuration (SOP8, SOP-J8, TSSOP-B8, MSOP8)




Figure 3-(b). Pin Configuration (VSON008X2030)

Pin Description

Pin No.	Pin Name	Input / Output	Descriptions
1	A0	Input	Slave address setting <sup>(Note 2)</sup>
2	A1	Input	Slave address setting <sup>(Note 2)</sup>
3	A2	Input	Slave address setting <sup>(Note 2)</sup>
4	GND	-	Reference voltage of all input / output, 0 V
5	SDA	Input / Output	Serial data input / serial data output <sup>(Note 3)</sup>
6	SCL	Input	Serial clock input
7	WP	Input	Write protect pin <sup>(Note 4)</sup>
8	VCC	-	Connect the power source
-	EXP-PAD	-	Leave as OPEN or connect to GND

(Note 2) Connect to VCC or GND. There are pull-down elements inside the IC. If pins are open, they are the same as when they are connected to GND.

(Note 3) SDA is NMOS open drain, so it requires a pull-up resistor.

(Note 4) Connect to VCC or GND, or control to 'HIGH' level or 'LOW' level. There are pull-down elements inside the IC. If this pin is open, this input is recognized as 'LOW'.

Block Diagram




Figure 4. Block Diagram

## Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Remark
Supply Voltage	V <sub>CC</sub>	-0.3 to +6.5	V	Ta=25 °C
Input Voltage / Output Voltage	-	-0.3 to V <sub>CC</sub> +1.0	V	Ta=25 °C. The maximum value of input voltage/ output voltage is not over than 6.5 V. When the pulse width is 50ns or less, the minimum value of input voltage/output voltage is -1.0 V.
Electro Static Discharge (Human Body Model)	V <sub>ESD</sub>	-3000 to +3000	V	Ta=25 °C
Maximum Output Low Current (SDA)	I <sub>OLMAX</sub>	10	mA	Ta=25 °C
Maximum Junction Temperature	T <sub>jmax</sub>	150	°C	
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	

**Caution 1:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

**Caution 2:** Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

Thermal Resistance<sup>(Note 5)</sup>

Parameter	Symbol	Thermal Resistance (Typ)		Unit
		1s <sup>(Note 7)</sup>	2s2p <sup>(Note 8)</sup>	
SOP8				
Junction to Ambient	$\theta_{JA}$	197.4	109.8	°C/W
Junction to Top Characterization Parameter <sup>(Note 6)</sup>	$\Psi_{JT}$	21	19	°C/W
SOP-J8				
Junction to Ambient	$\theta_{JA}$	149.3	76.9	°C/W
Junction to Top Characterization Parameter <sup>(Note 6)</sup>	$\Psi_{JT}$	18	11	°C/W
TSSOP-B8				
Junction to Ambient	$\theta_{JA}$	251.9	152.1	°C/W
Junction to Top Characterization Parameter <sup>(Note 6)</sup>	$\Psi_{JT}$	31	20	°C/W
MSOP8				
Junction to Ambient	$\theta_{JA}$	284.1	135.4	°C/W
Junction to Top Characterization Parameter <sup>(Note 6)</sup>	$\Psi_{JT}$	21	11	°C/W

(Note 5) Based on JESD51-2A(Still-Air)

(Note 6) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 7) Using a PCB board based on JESD51-3.

(Note 8) Using a PCB board based on JESD51-7.

Layer Number of Measurement Board	Material	Board Size
Single	FR-4	114.3 mm x 76.2 mm x 1.57 mmt

Top	
Copper Pattern	Thickness
Footprints and Traces	70 $\mu$ m

Layer Number of Measurement Board	Material	Board Size
4 Layers	FR-4	114.3 mm x 76.2 mm x 1.6 mmt

Top		2 Internal Layers		Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70 $\mu$ m	74.2 mm x 74.2 mm	35 $\mu$ m	74.2 mm x 74.2 mm	70 $\mu$ m

Thermal Resistance<sup>(Note 9)</sup> - continued

Parameter	Symbol	Thermal Resistance (Typ)		Unit
		1s <sup>(Note 11)</sup>	2s2p <sup>(Note 12)</sup>	
VSON008X2030				
Junction to Ambient	$\theta_{JA}$	308.3	69.6	°C/W
Junction to Top Characterization Parameter <sup>(Note 10)</sup>	$\Psi_{JT}$	43	10	°C/W

(Note 9) Based on JESD51-2A(Still-Air)

(Note 10) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 11) Using a PCB board based on JESD51-3.

(Note 12) Using a PCB board based on JESD51-5, 7.

Layer Number of Measurement Board	Material	Board Size
Single	FR-4	114.3 mm x 76.2 mm x 1.57 mmt

Top	
Copper Pattern	Thickness
Footprints and Traces	70 $\mu$ m

Layer Number of Measurement Board	Material	Board Size	Thermal Via <sup>(Note 13)</sup>	
			Pitch	Diameter
4 Layers	FR-4	114.3 mm x 76.2 mm x 1.6 mmt	1.20 mm	$\Phi$ 0.30 mm

Top		2 Internal Layers		Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70 $\mu$ m	74.2 mm x 74.2 mm	35 $\mu$ m	74.2 mm x 74.2 mm	70 $\mu$ m

(Note 13) This thermal via connects with the copper pattern of all layers.

## Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	1.7	-	5.5	V
Ambient Operating Temperature	$T_a$	-40	-	+125	°C
Bypass Capacitor <sup>(Note 14)</sup>	C	0.1	-	-	$\mu$ F

(Note 14) Connect a bypass capacitor between the IC's VCC and GND pin.

Input / Output Capacitance ( $T_a=25$  °C,  $f=1$  MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input / Output Capacitance (SDA) <sup>(Note 15)</sup>	$C_{I/O}$	-	-	8	pF	$V_{I/O}=GND$
Input Capacitance (SCL, A0, A1, A2, WP) <sup>(Note 15)</sup>	$C_{IN}$	-	-	8	pF	$V_{IN}=GND$

(Note 15) Not 100% TESTED.

Input Impedance (Unless otherwise specified,  $T_a=-40$  °C to +125 °C,  $V_{CC}=1.7$  V to 5.5 V)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input Impedance 1	$Z_{IH}$	500	-	-	k $\Omega$	$0.7V_{CC} \leq V_{IN}$ (A0, A1, A2, WP)
Input Impedance 2	$Z_{IL}$	30	-	-	k $\Omega$	$V_{IN} \leq 0.3V_{CC}$ (A0, A1, A2, WP)

Memory Cell Characteristics ( $V_{CC}=1.7\text{ V to }5.5\text{ V}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Write Cycles <sup>(Note 16,17)</sup>	-	4,000,000	-	-	Times	Ta=25 °C
	-	1,200,000	-	-	Times	Ta=85 °C
	-	500,000	-	-	Times	Ta=105 °C
	-	300,000	-	-	Times	Ta=125 °C
Data Retention <sup>(Note 16)</sup>	-	100	-	-	Years	Ta=25 °C
	-	60	-	-	Years	Ta=105 °C
	-	50	-	-	Years	Ta=125 °C

(Note 16) Not 100% TESTED.

(Note 17) The Write Cycles is defined for unit of 4 data bytes with the same address bits of WA14 to WA2.

Electrical Characteristics (Unless otherwise specified, Ta=-40 °C to +125 °C,  $V_{CC}=1.7\text{ V to }5.5\text{ V}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input High Voltage	$V_{IH}$	$0.7V_{CC}$	-	$V_{CC}+1.0$	V	
Input Low Voltage	$V_{IL}$	$-0.3$ <sup>(Note 18)</sup>	-	$+0.3V_{CC}$	V	
Output Low Voltage 1	$V_{OL1}$	-	-	0.4	V	$I_{OL}=3.2\text{ mA}$ , $2.5\text{ V}\leq V_{CC}\leq 5.5\text{ V}$ (SDA)
Output Low Voltage 2	$V_{OL2}$	-	-	0.2	V	$I_{OL}=1.0\text{ mA}$ , $1.7\text{ V}\leq V_{CC}<2.5\text{ V}$ (SDA)
Input Leakage Current 1	$I_{LI1}$	-2	-	+2	$\mu\text{A}$	$V_{IN}=0$ or $V_{CC}$ (A0, A1, A2, WP) Standby Mode
Input Leakage Current 2	$I_{LI2}$	-2	-	+2	$\mu\text{A}$	$V_{IN}=0$ to $V_{CC}$ (SCL)
Output Leakage Current	$I_{LO}$	-2	-	+2	$\mu\text{A}$	$V_{OUT}=0$ to $V_{CC}$ (SDA)
Supply Current (Write) <sup>(Note 19)</sup>	$I_{CC1}$	-	-	1.7	mA	$V_{CC}=5.5\text{ V}$ , $f_{SCL}=1\text{ MHz}$ , $t_{WR}=3.5\text{ ms}$ , Byte Write, Page Write
Supply Current (Read) <sup>(Note 19)</sup>	$I_{CC2}$	-	-	2.0	mA	$V_{CC}=5.5\text{ V}$ , $f_{SCL}=1\text{ MHz}$ Random Read, Current Read, Sequential Read
Standby Current	$I_{SB}$	-	-	10	$\mu\text{A}$	$V_{CC}=5.5\text{ V}$ , SDA, SCL= $V_{CC}$ A0, A1, A2, WP=GND

(Note 18) When the pulse width is 50 ns or less, it is -1.0 V.

(Note 19) The average value during operation.

AC Characteristics (Unless otherwise specified, Ta=-40 °C to +125 °C, V<sub>CC</sub>=1.7 V to 5.5 V)






Parameter	Symbol	Min	Typ	Max	Unit
Clock Frequency	f <sub>SCL</sub>	-	-	1	MHz
Data Clock High Period	t <sub>HIGH</sub>	260	-	-	ns
Data Clock Low Period	t <sub>LOW</sub>	500	-	-	ns
SDA, SCL (input) Rise Time <sup>(Note 20)</sup>	t <sub>R</sub>	-	-	120	ns
SDA, SCL (input) Fall Time <sup>(Note 20)</sup>	t <sub>F1</sub>	-	-	120	ns
SDA (output) Fall Time <sup>(Note 20)</sup>	t <sub>F2</sub>	-	-	120	ns
Start Condition Hold Time	t <sub>HD:STA</sub>	250	-	-	ns
Start Condition Setup Time	t <sub>SU:STA</sub>	200	-	-	ns
Input Data Hold Time	t <sub>HD:DAT</sub>	0	-	-	ns
Input Data Setup Time	t <sub>SU:DAT</sub>	50	-	-	ns
Output Data Delay Time	t <sub>PD</sub>	50	-	450	ns
Output Data Hold Time	t <sub>DH</sub>	50	-	-	ns
Stop Condition Setup Time	t <sub>SU:STO</sub>	250	-	-	ns
Bus Free Time	t <sub>BUF</sub>	500	-	-	ns
Write Cycle Time	t <sub>WR</sub>	-	-	3.5	ms
Noise Suppression Time (SCL, SDA)	t <sub>i</sub>	-	-	50	ns
WP Hold Time	t <sub>HD:WP</sub>	1.0	-	-	μs
WP Setup Time	t <sub>SU:WP</sub>	0.1	-	-	μs
WP High Period	t <sub>HIGH:WP</sub>	1.0	-	-	μs

(Note 20) Not 100% TESTED.

## AC Characteristics Condition

Parameter	Symbol	Conditions	Unit
Load Capacitance	C <sub>L</sub>	100	pF
Input Rise Time	t <sub>R</sub>	20	ns
Input Fall Time	t <sub>F1</sub>	20	ns
Input Voltage	V <sub>IH</sub>	0.8V <sub>CC</sub>	V
	V <sub>IL</sub>	0.2V <sub>CC</sub>	V
Input / Output Data Timing Reference Level	-	0.3V <sub>CC</sub> /0.7V <sub>CC</sub>	V

Input / Output Timing



Typical Performance Curves




Figure 6. Input High Voltage vs Supply Voltage




Figure 7. Input Low Voltage vs Supply Voltage




Figure 8. Output Low Voltage 1 vs Output Low Current (Vcc=2.5 V)




Figure 9. Output Low Voltage 2 vs Output Low Current (Vcc=1.7 V)

Typical Performance Curves - continued




Figure 10. Input Leakage Current 1 vs Input Voltage (Standby Mode)




Figure 11. Input Leakage Current 2 vs Input Voltage




Figure 12. Output Leakage Current vs Output Voltage




Figure 13. Supply Current (Write) vs Supply Voltage (fSCL=1 MHz)

Typical Performance Curves - continued




Figure 14. Supply Current (Read) vs Supply Voltage (f<sub>SCL</sub>=1 MHz)




Figure 15. Standby Current vs Supply Voltage




Figure 16. Clock Frequency vs Supply Voltage




Figure 17. Data Clock High Period vs Supply Voltage

Typical Performance Curves - continued




Figure 18. Data Clock Low Period vs Supply Voltage




Figure 19. SDA (output) Fall Time vs Supply Voltage




Figure 20. Start Condition Hold Time vs Supply Voltage




Figure 21. Start Condition Setup Time vs Supply Voltage

Typical Performance Curves - continued




Figure 22. Input Data Hold Time vs Supply Voltage (SDA 'LOW' to 'HIGH')




Figure 23. Input Data Hold Time vs Supply Voltage (SDA 'HIGH' to 'LOW')




Figure 24. Input Data Setup Time vs Supply Voltage (SDA 'LOW' to 'HIGH')




Figure 25. Input Data Setup Time vs Supply Voltage (SDA 'HIGH' to 'LOW')

Typical Performance Curves - continued




Figure 26. Output Data Delay Time vs Supply Voltage (SDA 'LOW' to 'HIGH')




Figure 27. Output Data Delay Time vs Supply Voltage (SDA 'HIGH' to 'LOW')




Figure 28. Output Data Hold Time vs Supply Voltage (SDA 'LOW' to 'HIGH')




Figure 29. Output Data Hold Time vs Supply Voltage (SDA 'HIGH' to 'LOW')

Typical Performance Curves - continued




Figure 30. Stop Condition Setup Time vs Supply Voltage




Figure 31. Bus Free Time vs Supply Voltage




Figure 32. Write Cycle Time vs Supply Voltage




Figure 33. Noise Suppression Time vs Supply Voltage (SCL 'HIGH')

Typical Performance Curves - continued




Figure 34. Noise Suppression Time vs Supply Voltage (SCL 'LOW')




Figure 35. Noise Suppression Time vs Supply Voltage (SDA 'HIGH')




Figure 36. Noise Suppression Time vs Supply Voltage (SDA 'LOW')




Figure 37. WP Hold Time vs Supply Voltage

Typical Performance Curves - continued




Figure 38. WP Setup Time vs Supply Voltage




Figure 39. WP High Period vs Supply Voltage

## I<sup>2</sup>C BUS Communication

### 1. I<sup>2</sup>C BUS Data Communication

- (1) I<sup>2</sup>C BUS data communication begins with start condition input, and ends at the stop condition input.
- (2) The data is always 8bit long, and acknowledge is always required after each byte.
- (3) I<sup>2</sup>C BUS data communication with several devices connected to the BUS is possible by connecting with 2 communication lines: serial data (SDA) and serial clock (SCL).
- (4) Among the devices, there is a "master" that generates clock and control communication start and end. The rest is "slave" which are controlled by an address peculiar to each device. EEPROM is a "slave".
- (5) The device that outputs data to the bus during data communication is called "transmitter", and the device that receives data is called "receiver".




Figure 40. Data Transfer Timing

### 2. Start Condition (Start Bit Recognition)

- (1) Before executing each command, start condition (start bit) that SDA goes down from 'HIGH' to 'LOW' while SCL is 'HIGH' is necessary.
- (2) This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command cannot be executed.

### 3. Stop Condition (Stop Bit Recognition)

Each command can be ended by a stop condition (stop bit) that SDA goes from 'LOW' to 'HIGH' while SCL is 'HIGH'.

### 4. Acknowledge (ACK) Signal

- (1) This acknowledge (ACK) signal is a software rule to indicate whether or not data transfer was performed normally. In both master and slave communication, the device at the transmitter (sending) side releases the bus after outputting 8 bit data. When a slave address of a write command or a read command is input, microcontroller is the device at the transmitter side. When data output for a read command, this IC is the device at the transmitter side.
- (2) The device on the receiver (receiving) side sets SDA 'LOW' during the 9<sup>th</sup> clock cycle, and outputs an ACK signal showing that the 8-bit data has been received. When a slave address of a write command or a read command is input, this IC is the device at the receiver side. When data output for a read command, microcontroller is the device at the receiver side.
- (3) This IC outputs ACK signal 'LOW' after recognizing start condition and slave address (8 bit).
- (4) Each write operation outputs ACK signal 'LOW' every 8 bit data (a word address and write data) reception.
- (5) During read operation, this IC outputs 8 bit data (read data) and detects the ACK signal 'LOW'. When ACK signal is detected, and no stop condition is sent from the master (microcontroller) side, this IC continues to output data. If the ACK signal is not detected, this IC stops data transfer, recognizes the stop condition (stop bit), and ends the read operation. Then this IC is ready for another transmission.

### 5. Device Addressing

- (1) From the master, input the slave address after the start condition.
- (2) The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
- (3) The next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and multiple devices can be used on a same bus according to the number of device addresses. It is possible to select and operate only EEPROM that has matched 'VCC' 'GND' input conditions of the A0, A1, A2 pin and the 'HIGH' 'LOW' input conditions of slave address sent from the master.
- (4) The least significant bit ( $R/\overline{W}$  --- READ/ WRITE ) of slave address is used for designating write or read operation, and is as shown below.

Setting  $R/\overline{W}$  to 0 ----- write (setting 0 to word address setting of random read)

Setting  $R/\overline{W}$  to 1 ----- read

Slave Address	Maximum Number of Connected Buses
1 0 1 0 A2 A1 A0 $R/\overline{W}$	8

Write Command

1. Write

- (1) Arbitrary data can be written to EEPROM. When writing only 1 byte, Byte Write is normally used, and when writing continuous data of 2 bytes or more, simultaneous write is possible by Page Write. Up to 64 arbitrary bytes can be written.




Figure 41. Byte Write





Figure 42. Page Write

- (2) During internal write execution, all input commands are ignored, therefore ACK is not returned.
- (3) Data is written to the address designated by word address (n-th address)
- (4) By issuing stop bit after 8 bit data input, internal write to memory cell starts.
- (5) When internal write is started, command is not accepted for  $t_{WR}$  (3.5 ms at maximum).
- (6) Using Page Write, it is possible to write one lump sum up to 64 bytes. When data with the maximum number of bytes + 1 byte or more is sent, the bytes in excess overwrite from the first byte. (Refer to “Internal Address Increment”).
- (7) As for Page Write after the word address are designated arbitrarily, data up to 64 bytes can be written. Because keep inputting data 2 bytes or more, the value of 6 least significant bits in the address is incremented internally.
- (8) When  $V_{CC}$  is turned off during write execution, data at the designated address is not guaranteed, please write it again.

1 page=64 bytes, but the write time of page write is 3.5 ms at maximum for 64 byte batch write. It is not equal to 3.5 ms at maximum x 64 byte=224 ms(Max).

2. Internal Address Increment

Page write mode



For example, when starting from address 3Eh, then, 3Eh→3Fh→00h→01h... Please take note that it is incremented.

\*3Eh...3E in hexadecimal, therefore, 00111110 is a binary number.

3. Write Protect (WP) Function

When the WP pin is set at  $V_{CC}$  ('HIGH' level), data rewrite of all addresses is prohibited. When it is set GND ('LOW' level), data rewrite of all address is enabled. Be sure to connect this pin to VCC or GND, or control it to 'HIGH' level or 'LOW' level. If the WP pin is open, this input is recognized as 'LOW'.

In case of using it as ROM, by connect it to pull-up or VCC, write error can be prevented.

At extremely low voltage at power ON/OFF, by setting the WP pin 'HIGH', write error can be prevented.

## Write Command – continued

## 4. ECC Function

This IC has ECC bits for Error Correction every 4 bytes with the same address bits of WA14 to WA2. In read operation, if error data of 1 bit exists in 4 bytes, this error data is corrected by the ECC function and outputs the correct data. In write operation, only data of 1 byte is written, 4 bytes of data is written as one group with the same address bits of WA14 to WA2 (the data to be written in the remaining 3 bytes is the same as its previous stored data). Therefore, the number of write cycle times is guaranteed every 4 bytes with the same address bits of WA14 to WA2.

Initial Delivery State

Address	0000h	0001h	0002h	0003h	0004h	0005h	...
Number of remaining write cycles	4 Million Times	4 Million Times	4 Million Times	4 Million Times	4 Million Times	4 Million Times	...



After 1 Million Times using Byte Write in Address 0000h

Address	0000h	0001h	0002h	0003h	0004h	0005h	...
Number of remaining write cycles	3 Million Times	3 Million Times	3 Million Times	3 Million Times	4 Million Times	4 Million Times	...

Even if only 1 byte of data is to be written in address 0000h, the addresses 0000h to 0003h are written as one group. Therefore, the number of write cycle times at addresses 0001h to 0003h decreases.

Figure 43. Example of Data Write and Number of Remaining Write Cycles

## Read Command

Read the EEPROM data. Read has a random read and a current read functions. Random read is commonly used in commands that specify addresses and read data. The current read is a command to read data of the internal address register without specifying an address. In both read functions, sequential read is possible that the next address data can be read in succession.




Figure 44. Random Read




Figure 45. Current Read




Figure 46. Sequential Read (in the Case of Current Read)

- (1) In random read, data of designated word address can be read.
- (2) When the command just before current read is random read or current read (each including sequential read), last read address is (n)-th, data of the incremented address (n+1)-th is outputted.
- (3) When ACK signal 'LOW' is detected after D0, and stop condition is not sent from master (microcontroller) side, the next address data can be read in succession.
- (4) Read is ended by stop condition that 'HIGH' is input to ACK signal after D0 and SDA signal goes from 'LOW' to 'HIGH' while at SCL signal is 'HIGH'.
- (5) When 'LOW' is input at ACK signal after D0 without 'HIGH' input, sequential read gets in, and the next data is outputted. Therefore, read command cannot be ended. To end read command, be sure to input 'HIGH' to ACK signal after D0, and the stop condition that SDA goes from 'LOW' to 'HIGH' while SCL signal is 'HIGH'.
- (6) Sequential read is ended by stop condition that 'HIGH' is input to ACK signal after arbitrary D0 and SDA goes from 'LOW' to 'HIGH' while SCL signal is 'HIGH'.

**Method of Reset**

This IC is equipped with Power-on Reset circuit, which is described later, and is reset at power-up. Also, by continuously input start condition and stop condition, reset can be done without restarting the power supply. Execute the reset by start condition and stop condition when it is necessary to reset after power-up, or during command input timing. However, the start condition and stop condition could not be applied because 'HIGH' input of microcontroller and 'LOW' output of EEPROM collide when EEPROM is 'LOW' in ACK output section and data reading. In that case, input SCL clock until SDA bus is released ('HIGH' by pull-up). After confirming that SDA bus is released, continuously input start condition and stop condition. If SDA bus could not be confirmed whether released or not in microcontroller, input the software reset. If software reset is run, EEPROM can be reset without confirming the SDA state because SDA bus is always released in either of the two start conditions. The method of reset is shown in the table below.

Status of SDA	Method of Reset
SDA bus released ('HIGH' by pull-up)	Continuously input start condition and stop condition.
'LOW'	Input SCL clock until SDA bus is released. After confirm that SDA bus is released, continuously input start condition and stop condition.
Microcontroller cannot confirm SDA bus is released or not	Using the software reset shown in the figure below, the start condition can be always inputted. Within the dummy clock input area, the SDA bus is needed to be released. For normal commands, start with the start condition input.




Figure 47. Input Timing of Software Reset

**Acknowledge Polling**

During internal write execution, all input commands are ignored, therefore ACK is not returned. During internal automatic write execution after write input, next command (slave address) is sent. If the first ACK signal sends back 'LOW', then it means end of write operation, else 'HIGH' is returned, which means writing is still in progress. By the use of acknowledge polling, next command can be executed without waiting for  $t_{WR} = 3.5$  ms.

To write continuously, slave address with  $R/\bar{W} = 0$ , then to carry out current read after write, slave address with  $R/\bar{W} = 1$  is sent. If ACK signal sends back 'LOW', then execute word address input and data output and so forth.




Figure 48. The Case of Continuous Write by Acknowledge Polling

**WP Valid Timing (Write Cancel)**

WP is usually fixed to 'HIGH' or 'LOW', but when WP is controlled and used for write cancel and so on, pay attention to the following WP valid timing. Write can be cancelled by setting WP='HIGH' while it is executed and in WP valid area. In both byte write and page write, the area from the first start condition of command to the rise of clock which take in D0 of data (in page write, the first byte data) is the WP invalid area. WP input in this area is 'Don't care'. The area from the rise of clock to take in D0 to the stop condition input is the WP valid area. Furthermore, after the execution of forced end by WP, the IC enters standby status.




Figure 49. WP Valid Timing

**Command Cancel by Start Condition and Stop Condition**

During command input, command can be cancelled by continuously inputting start condition and stop condition. However, within ACK output area and during data read, SDA bus may output 'LOW'. In this case, start condition and stop condition cannot be inputted, so reset is not available. Therefore, execution of reset is needed referring "Method of Reset". When command is cancelled by start-stop condition during random read, sequential read, or current read, internal setting address is not determined. Therefore, it is not possible to carry out current read in succession. To carry out read in succession, carry out random read.




Figure 50. The Case of Cancel by Start, Stop Condition during Slave Address Input

## Application Examples

### 1. I/O Peripheral Circuit

#### (1) Pull-up Resistance of SDA Pin

SDA is NMOS open drain, so it requires a pull-up resistor. As for this resistor value ( $R_{PU}$ ), select an appropriate value from microcontroller  $V_{IL}$ ,  $I_L$ , and  $V_{OL-LOL}$  characteristics of this IC. If  $R_{PU}$  is large, operating frequency is limited. The smaller the  $R_{PU}$  increases the supply current.

#### (2) Maximum Value of $R_{PU}$

The maximum value of  $R_{PU}$  is determined by the following factors.

- SDA rise time determined by the capacitance ( $C_{BUS}$ ) of bus line of SDA and  $R_{PU}$  should be  $t_R$  or lower. Furthermore, AC timing should be satisfied even when SDA rise time is slow.
- The bus electric potential (A) to be determined by input current leak total ( $I_L$ ) of the device connected to bus at output of 'HIGH' to SDA line and  $R_{PU}$  should sufficiently secure the input 'HIGH' level ( $V_{IH}$ ) of microcontroller and EEPROM including recommended noise margin of  $0.2V_{CC}$ .

$$V_{CC} - I_L R_{PU} - 0.2V_{CC} \geq V_{IH}$$

$$\therefore R_{PU} \leq \frac{0.8V_{CC} - V_{IH}}{I_L}$$

E.g.)  $V_{CC}=3\text{ V}$   $I_L=10\ \mu\text{A}$   $V_{IH}=0.7V_{CC}$   
from (b)

$$\therefore R_{PU} \leq \frac{0.8 \times 3 - 0.7 \times 3}{10 \times 10^{-6}}$$

$$\leq 30\ [\text{k}\Omega]$$




Figure 51. I/O Circuit Diagram

#### (3) Minimum Value of $R_{PU}$

The minimum value of  $R_{PU}$  is determined by the following factors.

- When IC outputs 'LOW', the bus electric potential (A) should be equal to or less than output 'LOW' level ( $V_{OL}$ ) of EEPROM.

$$\frac{V_{CC} - V_{OL}}{R_{PU}} \leq I_{OL}$$

$$\therefore R_{PU} \geq \frac{V_{CC} - V_{OL}}{I_{OL}}$$

E.g.)  $V_{CC}=3\text{ V}$ ,  $V_{OL}=0.4\text{ V}$ ,  $I_{OL}=3.2\text{ mA}$ , microcontroller, EEPROM  $V_{IL}=0.3V_{CC}$

$$\therefore R_{PU} \geq \frac{3 - 0.4}{3.2 \times 10^{-3}}$$

$$\geq 812.5\ [\Omega]$$

#### (4) Pull-up Resistance of SCL Pin

When SCL control is made at the CMOS output port, there is no need for a pull-up resistor. But when there is a time that SCL becomes 'Hi-Z', add a pull-up resistor. As for the pull-up resistor value, decide with the balance with drive performance of output port of microcontroller.

## Application Examples – continued

## 2. Cautions on Microcontroller Connection

(1)  $R_s$ 

In I<sup>2</sup>C BUS, it is recommended that SDA port is open drain input/output. However, when using CMOS input/output of tri state to SDA port, insert a series resistance  $R_s$  between the pull-up resistor  $R_{PU}$  and the SDA pin of EEPROM. This is to control over current that may occur when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously.  $R_s$  also plays the role of protecting the SDA pin against surge. Therefore, even when SDA port is open drain input/output,  $R_s$  can be used.





Figure 52. I/O Circuit Diagram



Over current flows to SDA line by 'HIGH' output of microcontroller and 'LOW' output of EEPROM.

Figure 53. I/O Collision Timing

(2) Maximum Value of  $R_s$ 

The maximum value of  $R_s$  is determined by the following relations.

- SDA rise time determined by the capacitance ( $C_{BUS}$ ) of bus line of SDA and  $R_{PU}$  should be  $t_R$  or lower. Furthermore, AC timing should be satisfied even when SDA rise time is slow.
- The bus electric potential (A) to be determined by  $R_{PU}$  and  $R_s$  when EEPROM outputs 'LOW' to SDA bus should sufficiently secure the input 'LOW' level ( $V_{IL}$ ) of microcontroller including recommended noise margin of  $0.1V_{CC}$ .

$$\frac{(V_{CC} - V_{OL}) \times R_s}{R_{PU} + R_s} + V_{OL} + 0.1V_{CC} \leq V_{IL}$$

$$\therefore R_s \leq \frac{V_{IL} - V_{OL} - 0.1V_{CC}}{1.1V_{CC} - V_{IL}} \times R_{PU}$$

E.g.)  $V_{CC}=3\text{ V}$   $V_{IL}=0.3V_{CC}$   $V_{OL}=0.4\text{ V}$   $R_{PU}=20\text{ k}\Omega$

$$R_s \leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^3$$

$$\leq 1.67\text{ [k}\Omega\text{]}$$




Figure 54. I/O Circuit Diagram

(3) Minimum Value of  $R_s$ 

The minimum value of  $R_s$  is determined by over current at bus collision. When over current flows, noises in power source line and instantaneous power failure of power source may occur. When allowable over current is defined as  $I$ , the following relation must be satisfied. Determine the allowable current in consideration of the impedance of power source line in set and so forth.

$$\frac{V_{CC}}{R_s} \leq I$$

$$\therefore R_s \geq \frac{V_{CC}}{I}$$

E.g.)  $V_{CC}=3\text{ V}$   $I=10\text{ mA}$

$$R_s \geq \frac{3}{10 \times 10^{-3}}$$

$$\geq 300\text{ [}\Omega\text{]}$$




Figure 55. I/O Circuit Diagram

### Caution on Power-Up Conditions

At power-up, as the  $V_{CC}$  rises, the IC's internal circuits may go through unstable low voltage area, making the IC's internal circuit not completely reset, hence, malfunction like miswriting and misread may occur. To prevent it, this IC is equipped with Power-on Reset circuit. In order to ensure its operation, at power-up, please observe the conditions below. In addition, set the power supply rise so that the supply voltage constantly increases from  $V_{BOT}$  to  $V_{CC}$  level. Furthermore,  $t_{INIT}$  is the time from the power become stable to the start of the first command input.




Figure 56. Rise Waveform Diagram

#### Power-Up Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage at Power OFF	$V_{BOT}$	-	-	0.3	V
Power OFF Time <sup>(Note 21)</sup>	$t_{POFF}$	1	-	-	ms
Initialize Time <sup>(Note 21)</sup>	$t_{INIT}$	0.1	-	-	ms
Supply Voltage Rising Time <sup>(Note 21)</sup>	$t_{R:VCC}$	0.001	-	100	ms

(Note 21) Not 100% TESTED

If the above conditions are not followed, the POR circuit is not operate properly, the logic circuit of internal IC is undefined. At this time, there is a possibility that IC may not be able to input commands because EEPROM may output 'LOW' and it collide with 'HIGH' input of microcontroller. However, SDA bus can be released by resetting the IC. Refer to the page "Method of Reset" for reset details.

### Low Voltage Malfunction Prevention Function

LVCC circuit prevents data rewrite operation at low power, and prevents write error. At LVCC voltage (Typ =1.2 V) or below, data rewrite is prevented.

## I/O Equivalence Circuits

## 1. Input (A0, A1, A2, WP)




Figure 57. Input Pin Circuit Diagram (A0, A1, A2, WP)

## 2. Input (SCL)




Figure 58. Input Pin Circuit Diagram (SCL)

## 3. Input / Output (SDA)




Figure 59. Input / Output Pin Circuit Diagram (SDA)

## Operational Notes

### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

### 5. Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

### 7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

### 8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

### 9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

### 10. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.

### 11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

**Operational Notes – continued****12. Functional Safety**

“ISO 26262 Process Compliant to Support ASIL-\*”

A product that has been developed based on an ISO 26262 design process compliant to the ASIL level described in the datasheet.

“Safety Mechanism is Implemented to Support Functional Safety (ASIL-\*)”

A product that has implemented safety mechanism to meet ASIL level requirements described in the datasheet.






“Functional Safety Supportive Automotive Products”

A product that has been developed for automotive use and is capable of supporting safety analysis with regard to the functional safety.


Note: “ASIL-\*” is stands for the ratings of “ASIL-A”, “-B”, “-C” or “-D” specified by each product's datasheet.




Marking Diagrams




Physical Dimension and Packing Information




Physical Dimension and Packing Information - continued



Physical Dimension and Packing Information - continued






Physical Dimension and Packing Information - continued



Physical Dimension and Packing Information – continued


Package Name	VSON008X2030
--------------	--------------



(UNIT : mm)  
 PKG : VSON008X2030  
 Drawing No. EX187-5001

<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	4000pcs
Direction of feed	TR ( The direction is the 1pin of product is at the upper right when you hold reel on the left hand and you pull out the tape on the right hand )



## Revision History

Date	Revision	Changes
01.Oct.2018	001	New Release
06.Jan.2020	002	P.5 Deleted the comments on columns for condition of Input Impedance 1 and Input Impedance 2. Change the fonts and format.
03.Jun.2020	003	P.20 Correction of error in Number of remaining write cycles.
28.Dec.2021	004	P.1 Add "Functional safety supportive automotive products". P.6 Add Note 19. P.28 Add Functional Safety in Operational Notes.

# Notice

## Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

### Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

### Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

### Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

### Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

### Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

### Other Precaution



1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

**General Precaution**

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View BR24H256FVM-5ACTR on WIN SOURCE](#)
-  [Rohm Semiconductor](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management